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ABSTRACT 
 
In this thesis, a new isolated DC-DC converter topology is designed which implements a high 
frequency primary tap changing transformer. This converter is designed to be implemented 
into renewable energy applications. Renewable or alternative energy resources are becoming 
more popular by necessity. The voltage generated by renewable energy resources is 
dependent on the weather conditions, thus the voltage may vary. This novel topology can 
maintain a regulated DC output voltage for a wide input voltage range by implementing a 
high frequency primary tap changing transformer. This converter is thus designed to 
accommodate the voltage changing conditions of renewable energy resources. This converter 
only requires output bus capacitance for DC bus stiffening. The overall required bus 
capacitance is therefore effectively reduced compared to other converter topologies. This 
isolated topology also improves the fundamental power quality. Other power quality 
components of this new converter are also analysed. 
 
 
  
 
 
 
 
 
An Investigation of Primary Tap Changing 
Transformers in High Frequency Isolated 
Converters 
 
 
QUOTATIONS: 
 
“No great genius has ever existed without some touch of madness” 
Aristotle 
 
“The best way to eat an elephant standing in your path is to eat it one bite at a time” 
Proverb 
 
“A word to the wise isn’t necessary; it’s the stupid ones that need the advice” 
Bill Cosby 
 
 
ACKNOWLEDGEMENTS: 
 
I would like to thank my mom, my dad and my sisters for their love, patience, support and 
continuous motivation.  
 
To my supervisors Dr. D.C. Pentz and Dr. A. S. de Beer, I thank you for your guidance, 
patience and supporting my side projects. I would also like to thank Prof. J. D. van Vyk for 
his in depth knowledge and motivation.  
 
Finally, I would like to thank my fellow master’s students and the other members of the 
Group on Electronic Energy Processing (GEEP) for their friendship and occasional support. 
 
ANTI-PLAGIRISM DECLARATION: 
 
University of Johannesburg 
 
Department of Engineering 
 
Full Name: Andrew John Lucas Joannou 
Student Number: 200601283 
 
1. I understand what plagiarism is and am aware of the department’s policy in this 
regard. 
2. I know that plagiarism is wrong. Plagiarism is to present someone else’s ideas as my 
own. I know that I would plagiarise if I do not give credit to my sources, or if I lift 
sentences or paragraphs from a book, article or internet source without proper citation. 
Even if I only change the wording slightly, I still plagiarise when using someone 
else’s words without proper citation. I have written my own sentences and paragraphs 
throughout my document and I have credited all ideas I have gained from other 
peoples work. 
3. Where material written by other people has been used (either from a printed source or 
from the internet), this has been carefully acknowledged and referenced. I have used 
the Harvard convention for citation and referencing. Every significant contribution to 
and quotation in this document from the work of other people has been acknowledged 
through citation and reference. 
4. I declare that this document is my own original work. 
5. I have not allowed, and will not allow, anyone to copy my work with the intention of 
passing it off as his or her own work. 
 
 
 
.......................         ...................... 
Signature         Date 
 
                                                                                                                                                                                                          PAGE: i 
 
TABLE OF CONTENTS: 
 
1 Chapter 1: Introduction ...................................................................................................... 1 
2 Chapter 2: Problem statement and objectives .................................................................... 3 
2.1.1 Analysis of varying the source voltage ................................................................ 4 
2.1.2 Bus capacitance analysis ...................................................................................... 7 
2.1.3 Power quality analysis ......................................................................................... 8 
2.2 Design approach: ......................................................................................................... 9 
2.3 Requirements:............................................................................................................ 10 
3 Chapter 3: Topology investigation................................................................................... 12 
3.1 Possible Converter Topologies.................................................................................. 13 
3.1.1 Fly-back converter: ............................................................................................ 13 
3.1.2 Push-pull converter: ........................................................................................... 15 
3.1.3 Half bridge converter: ........................................................................................ 18 
3.1.4 Full bridge converter: ......................................................................................... 19 
3.1.5 New three phase arm converter topology: ......................................................... 20 
3.1.6 Matrix converters: .............................................................................................. 25 
3.2 Summary of converter topologies: ............................................................................ 25 
3.3 Conclusion ................................................................................................................. 27 
4 Chapter 4: Preliminary converter design ......................................................................... 28 
4.1 Purpose ...................................................................................................................... 28 
4.2 Description of operation and design: ........................................................................ 29 
4.3 Transformer design for preliminary converter: ......................................................... 30 
4.3.1 Step-up transformer design: ............................................................................... 32 
4.3.2 One-one transformer design:.............................................................................. 33 
4.3.3 Step-down transformer design: .......................................................................... 33 
4.3.4 Controller design:............................................................................................... 34 
4.3.5 Isolated feedback circuit design: ........................................................................ 36 
4.4 PCB design of preliminary converter ........................................................................ 37 
4.5 Experimental results of preliminary converter prototype: ........................................ 38 
4.5.1 Analysis of variable DC voltage input results ................................................... 38 
4.5.2 Analysis of rectified AC voltage input results: .................................................. 40 
4.5.2.1 Theory of operation for rectified AC input ................................................ 40 
                                                                                                                                                                                                          PAGE: ii 
 
4.5.2.2 Rectified AC input results: ......................................................................... 43 
4.6 Conclusion:................................................................................................................ 46 
5 Chapter 5: Novel three phase arm converter design ........................................................ 47 
5.1 Control method for new three phase arm converter design ...................................... 47 
5.2 Transformer design for three phase arm converter prototype ................................... 51 
5.2.1 Step-up winding ratio design: ............................................................................ 52 
5.2.2 One-one winding ratio design: ........................................................................... 53 
5.2.3 Step-down winding ratio design: ....................................................................... 53 
5.3 PCB design of final three phase arm converter: ........................................................ 54 
5.4 Experimental results of three phase arm topology converter prototype: .................. 55 
5.4.1 Analysis of variable DC voltage input results: .................................................. 55 
5.4.2 Analysis of rectified AC voltage input results: .................................................. 57 
5.5 Conclusion:................................................................................................................ 63 
6 Chapter 6: Power quality analysis.................................................................................... 64 
6.1 Power quality theory: ................................................................................................ 64 
6.2 Methods of determining and measuring PF and THD .............................................. 66 
6.2.1 Power components and definitions .................................................................... 66 
6.2.2 Relationship between PF, THD and	1: ......................................................... 67 
6.2.3 Power quality measurement equipment: ............................................................ 68 
6.2.3.1 Erich Marek power meter ........................................................................... 68 
6.2.3.2 YOKOGAWA 2533 Digital power meter .................................................. 69 
6.2.3.3 FLUKE 41B Power Harmonic Analyser .................................................... 70 
6.2.4 Numerical analysis using Discrete Fourier Transform (DFT): .......................... 71 
6.2.5 Measuring THD with MATLAB: ...................................................................... 72 
6.3 Experimental procedure: ........................................................................................... 74 
6.4 Experimental results: ................................................................................................. 77 
6.4.1 Case A: Ideal current setup ................................................................................ 77 
6.4.1.1 Total harmonic distortion: .......................................................................... 77 
6.4.1.2 Fundamental power factor: ......................................................................... 78 
6.4.1.3 Power factor: ............................................................................................... 79 
6.4.2 Case B: Basic rectifier and bus capacitance setup ............................................. 79 
6.4.2.1 Total harmonic distortion: .......................................................................... 79 
6.4.2.2 Fundamental power factor: ......................................................................... 80 
6.4.2.3 Power factor: ............................................................................................... 80 
                                                                                                                                                                                                          PAGE: iii 
 
6.4.3 Case C option 1 (step-up winding ratio): ........................................................... 81 
6.4.3.1 Total harmonic distortion: .......................................................................... 81 
6.4.3.2 Fundamental power factor: ......................................................................... 82 
6.4.3.3 Power factor: ............................................................................................... 82 
6.4.4 Case C option 2 (mixed winding ratio): ............................................................. 82 
6.4.4.1 Total harmonic distortion: .......................................................................... 83 
6.4.4.2 Fundamental power factor: ......................................................................... 83 
6.4.4.3 Power factor: ............................................................................................... 83 
6.4.5 Case C option 3 (step-down winding ratio): ...................................................... 84 
6.4.5.1 Total harmonic distortion: .......................................................................... 84 
6.4.5.2 Fundamental power factor: ......................................................................... 85 
6.4.5.3 Power factor: ............................................................................................... 85 
6.4.6 Summary of results: ........................................................................................... 85 
6.5 Conclusion ................................................................................................................. 87 
7 Chapter 7: Conclusion...................................................................................................... 88 
8 Chapter 8: Future work .................................................................................................... 90 
8.1 Achieving more possible winding ratios: .................................................................. 90 
8.2 Improve power quality and optimise for high power applications: .......................... 92 
8.3 Design current measurement technique or device for converter topology: .............. 93 
8.4 Implementing design into a three phase system: ....................................................... 93 
8.5 Conclusion:................................................................................................................ 93 
9 References .......................................................................................................................... 1 
10 Appendix A: Microcontroller coding .................................................................................. i 
10.1 Preliminary design code: .......................................................................................... i 
10.2 Three phase arm converter prototype code: ........................................................... vi 
11 Appendix B: PCB schematic and layout ........................................................................... xi 
11.1 Preliminary converter prototype PCB schematic: .................................................. xi 
11.2 Preliminary converter prototype PCB layout: ....................................................... xii 
11.3 Three phase arm converter prototype PCB schematic ......................................... xiii 
11.4 Three phase arm converter prototype PCB layout ................................................ xiv 
12 Appendix C: Power measurement equipment and results ............................................... xv 
12.1 Erich Marek power meter ...................................................................................... xv 
12.2 YOKOGAWA 2533 digital power meter .............................................................. xx 
12.3 Fluke 41B power harmonics analyser ................................................................. xxii 
                                                                                                                                                                                                          PAGE: iv 
 
12.4 Summary of power measurement results: ......................................................... xxiii 
13 Appendix D: Complete circuit diagram of three phase arm prototype ......................... xxiv 
14 Appendix E: Company and component sources ............................................................ xxv 
 
  
                                                                                                                                                                                                          PAGE: v 
 
LIST OF FIGURES: 
 
Figure 3-1: Low frequency primary tapped transformer circuit diagram example ................. 12 
Figure 3-2: Standard fly-back converter topology ................................................................... 14 
Figure 3-3: Modified fly-back converter topology .................................................................. 14 
Figure 3-4: Modified fly-back converter with no series diodes indicating the short circuit path
.................................................................................................................................................. 15 
Figure 3-5: Standard push-pull converter topology ................................................................. 16 
Figure 3-6: Modified push-pull converter topology ................................................................ 16 
Figure 3-7: Modified push-pull converter with no series diodes indicating the short circuit 
path ........................................................................................................................................... 17 
Figure 3-8: Standard half-bridge converter topology .............................................................. 18 
Figure 3-9: Modified half-bridge converter topology .............................................................. 18 
Figure 3-10: Standard full bridge converter topology ............................................................. 19 
Figure 3-11: Full bridge converter topology option 1 ............................................................. 20 
Figure 3-12: Prototype three phase arm DC-DC converter topology ...................................... 21 
Figure 3-13: Three phase arm prototype converter topology indicating a possible short circuit 
path ........................................................................................................................................... 21 
Figure 3-14: New three phase arm topology design ................................................................ 22 
Figure 3-15: Three phase arm topology indicating N1:N3 winding ratio ............................... 22 
Figure 3-16: Three phase arm topology indicating N2:N3 winding ratio ............................... 23 
Figure 3-17: Three phase arm topology indicating N1+N2:N3 winding ratio ........................ 23 
Figure 3-18: Bi-directional high frequency switch .................................................................. 24 
Figure 3-19: Complete final three phase arm topology with bi-directional switches .............. 25 
Figure 4-1: Preliminary design prototype topology layout ...................................................... 29 
Figure 4-2: Preliminary design microcontroller code flowchart.............................................. 35 
Figure 4-3: Linear optical feedback circuit diagram from IL300 datasheet [41] .................... 36 
Figure 4-4: Optically isolated feedback PCB .......................................................................... 36 
Figure 4-5: Proportional control diagram for duty cycle control with proportional gain  .. 37 
Figure 4-6: Initial design constructed and tested on breadboard ............................................. 37 
Figure 4-7: Preliminary prototype design on PCB .................................................................. 38 
Figure 4-8: Efficiency vs. Duty cycle comparison for individual converters .......................... 39 
Figure 4-9: Power efficiency vs. Source voltage comparison for individual converters ......... 40 
                                                                                                                                                                                                          PAGE: vi 
 
Figure 4-10: Rectified AC voltage indicating predetermined thresholds ................................ 41 
Figure 4-11: Alternating winding ratios at pre-set threshold voltages .................................... 41 
Figure 4-12: Smoothed peaks using duty cycle control to obtain trapezoidal output waveform
.................................................................................................................................................. 42 
Figure 4-13: Standard Rectified AC voltage source indicating ∆ for bus capacitor design ... 42 
Figure 4-14: Modified output voltage source indicating minimisation in ∆ .......................... 43 
Figure 4-15: Captured waveform indicating the reference rectified AC voltage and the PWM 
driver outputs for each converter of the preliminary design .................................................... 43 
Figure 4-16: Captured waveforms indicating the drain switching of each of the converters of 
the preliminary design.............................................................................................................. 44 
Figure 4-17: Unregulated output load voltage of the converter ............................................... 44 
Figure 4-18: Correlation between actual captured waveform and theoretical output waveform 
of preliminary design ............................................................................................................... 45 
Figure 4-19: Regulated output load voltage of the converter .................................................. 45 
Figure 5-1: Novel three phase arm topology design ................................................................ 47 
Figure 5-2: Converter topology showing simplified controller outputs and MOSFET driver 
outputs ...................................................................................................................................... 48 
Figure 5-3: Final design code flowchart .................................................................................. 50 
Figure 5-4: Primary tapped transformer winding configuration for three phase arm converter
.................................................................................................................................................. 52 
Figure 5-5: Three phase arm converter prototype on breadboard ............................................ 54 
Figure 5-6: Three phase arm converter prototype on PCB ...................................................... 55 
Figure 5-7: Efficiency vs. Duty cycle comparison for each primary winding tap of the three 
phase arm converter prototype ................................................................................................. 56 
Figure 5-8: Power efficiency vs. Source voltage comparison for each primary winding tap of 
the three phase arm converter prototype .................................................................................. 56 
Figure 5-9: Captured waveform indicating the reference rectified AC voltage and the PWM 
driver outputs for each primary winding ................................................................................. 58 
Figure 5-10: Captured waveforms indicating the reference rectified AC voltage and the drain 
voltages for each primary winding .......................................................................................... 58 
Figure 5-11: Captured waveform indicating measured source voltage and switching 
waveform of the bi-directional switches S7 and S8................................................................. 59 
Figure 5-12: Unregulated output voltage and current waveforms of three phase arm converter 
with no output capacitance....................................................................................................... 59 
                                                                                                                                                                                                          PAGE: vii 
 
Figure 5-13: Regulated output voltage and current waveforms of three phase arm converter 
with no output capacitance....................................................................................................... 60 
Figure 5-14: Regulated output waveform indicating time for output DC capacitor design .... 60 
Figure 5-15: regulated output voltage with output capacitor ................................................... 61 
Figure 5-16: Regular rectified AC voltage source for capacitor design .................................. 61 
Figure 5-17: Regular AC voltage source indicating time for capacitor design ....................... 62 
Figure 5-18: Rectified AC voltage source with capacitor on output ....................................... 62 
Figure 6-1: Block diagram for general DC-DC converter powered from an AC voltage source
.................................................................................................................................................. 65 
Figure 6-2: Block diagram of general DC-DC converter powered from AC voltage source 
with PFC converter stage ......................................................................................................... 65 
Figure 6-3: Power triangle diagram indicating real, imaginary and apparent power as found in 
[48]. .......................................................................................................................................... 66 
Figure 6-4: Erich Marek power meter ..................................................................................... 69 
Figure 6-5: YOKOGAWA 2533 digital power meter ............................................................. 70 
Figure 6-6: Single phase measurement connections for Fluke 41B Power Harmonic Analyser 
as found in the user manual ..................................................................................................... 70 
Figure 6-7: Simulation schematic of basic rectifier bridge with DC bus capacitance and 
resistive load ............................................................................................................................ 72 
Figure 6-8: Simulated source voltage and current of basic rectifier bridge with DC bus 
capacitance and resistive load .................................................................................................. 73 
Figure 6-9: FFT analysis of the current peaks caused by rectification and bus capacitance ... 74 
Figure 6-10: Simulated ideal case for source current THD and power factor ......................... 77 
Figure 6-11: THD of ideal source current ................................................................................ 78 
Figure 6-12: Simulation results for ideal source voltage and current ...................................... 78 
Figure 6-13: Source current and voltage drawn from standard rectifier with capacitor for DC 
bus stiffening and resistive load ............................................................................................... 79 
Figure 6-14: FFT analysis of simple rectifier circuit with capacitor and resistor load ............ 80 
Figure 6-15: Source voltage and current waveforms using a step-up ratio primary tapped 
transformer ............................................................................................................................... 81 
Figure 6-16: FFT analysis of step-up primary tapped transformer .......................................... 81 
Figure 6-17: Source voltage and current waveforms using a mixed ratio primary tapped 
transformer ............................................................................................................................... 82 
Figure 6-18: FFT analysis of mixed ratio primary tapped transformer ................................... 83 
                                                                                                                                                                                                          PAGE: viii 
 
Figure 6-19: Source voltage and current waveforms using a step-down ratio primary tapped 
transformer ............................................................................................................................... 84 
Figure 6-20: FFT analysis of step-down primary tapped transformer ..................................... 84 
Figure 6-21: Summary of power measurement results represented in column graph ............. 86 
Figure 8-1: Switch modulation technique to achieve an additional winding ratio of N1-N2:N3 
with same topology .................................................................................................................. 90 
Figure 8-2: Modified three phase arm topology with additional bidirectional switch and 
primary winding ....................................................................................................................... 91 
Figure 8-3: Simplified topology layout of three phase arm topology with modification of 
additional switch and primary winding.................................................................................... 91 
Figure 12-1: Summary of power measurement results represented in column graph with each 
column labelled .................................................................................................................... xxiii 
 
  
                                                                                                                                                                                                          PAGE: ix 
 
LIST OF TABLES: 
 
Table 3-1: Summary of active switches to select relative winding ratio for modified fly-back 
converter .................................................................................................................................. 15 
Table 3-2: Summary of active switches to select relative winding ratio for modified push-pull 
converter .................................................................................................................................. 17 
Table 3-3: Summary of active switches to select relative winding ratio for modified half-
bridge converter ....................................................................................................................... 19 
Table 3-4: Summary of active switches to select relative winding ratio for modified full 
bridge converter ....................................................................................................................... 20 
Table 3-5: Summary of active switches to select relative winding ratio for new three phase 
arm converter ........................................................................................................................... 24 
Table 3-6: Summary of discussed converter topologies .......................................................... 26 
Table 5-1: Recap of which switches should be active in order to achieve the three winding 
ratios with the three phase arm topology ................................................................................. 48 
Table 5-2: Active microcontroller outputs to achieve the relative winding ratios for the three 
phase arm topology switching ................................................................................................. 49 
Table 6-1: Comparison of THDI, PF1 and PF measurement results ....................................... 86 
 
  
                                                                                                                                                                                                          PAGE: x 
 
LIST OF ACRONYMS: 
 
AC  Alternating Current 
CPU  Central Processing Unit 
CT   Current Transformer 
DC  Direct Current 
DFT  Discrete Fourier Transform 
EMI  Electromagnetic Interference 
ESL  Equivalent Series Inductance 
ESR  Equivalent Series Resistance 
HF  High Frequency 
IC  Integrated Circuit 
IGBT  Insulated Gate Bipolar Transistor 
LCD  Liquid Crystal Display 
LF  Low Frequency 
MOSFET Metal Oxide Semi-conductor Field Effect Transistor 
PC  Personal Computer 
PCB  Printed Circuit Board 
PF  Power Factor 
  Fundamental Power Factor 
PIC  Programmable Integrated Circuit 
PWM  Pulse Width Modulation 
RMS  Root Mean Square 
SMPS  Switch Mode Power Supply 
SD  Shut Down 
THD  Total Harmonic Distortion 
TV  Television 
UJ  University of Johannesburg 
 
Chapter 1: Introduction 
__________________________________________________________________________________________ 
                                                                                                                                                                                                    Chapter 1, page 1 
 
1 Chapter 1: Introduction 
Electricity has become one of the most important forms of energy in the world. Humanity at 
large has become dependent on electricity for their everyday existence. The increasing 
number of people in the world as well as the increasing number of applications for electricity 
is increasing the electrical energy consumption worldwide. Fossil fuel, such as coal, has been 
the favoured natural resource for electrical energy conversion. This was because of its 
abundance [1], but the increased usage is depleting the natural reserves of the earth’s fossil 
fuels quicker than expected. Other types of energy sources such as nuclear energy, as 
discussed in [2], and even hydro energy (water) are also exploited, but like coal, these energy 
resources have negative effects on human health and the environment as described in [3] and 
[4].  
 
The uranium used for nuclear energy generation emits radiation which is dangerous to 
humans and the environment as discussed in [5] and [6]. Dams are normally constructed to 
create a reservoir for hydro-electric power stations. These dams are created by blocking off 
rivers, and this has a drastic effect on the eco-system that revolves around the river. An 
analysis of the risks with the energy generation process is assessed in [4]. 
 
Recent years have indicated a general thrust towards energy saving and renewable energy in 
South Africa and around the world. Renewable energy resources have always been a point of 
interest, but implementation of them was costly and thus not feasible. The exponentially 
increasing electricity consumption or demand has forced engineers to exploit the energy from 
renewable natural resources earlier than expected, regardless of the cost implications.  
 
This international drive towards renewable energy and energy saving to everyday users of 
electricity has triggered a market boom in the renewable energy sector. This has led to many 
renewable energy application based projects within electrical energy research and 
development organisations. Clear proof of these projects can be read in the Engineering News 
and Dataweek magazines in [7] and [8]. Therefore there is a need for electrical engineers to 
develop means to optimally generate, transfer and convert electrical energy efficiently. This 
thesis is thus an investigation into a means of transferring and converting electrical energy. 
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The problem and objectives for this thesis are discussed in a broad perspective in Chapter 2. 
This is done to gain a better understanding, and to properly identify the requirements of the 
targeted problem.  
 
The design used to meet the requirements is a new concept and little literature is available on 
this idea. Therefore Chapter 3 is a topology investigation into possible topologies which can 
meet the requirements. The discussed topologies are modified on a theoretical basis for the 
application. A novel topology is designed and analysed.  
 
A preliminary converter is designed in Chapter 4. This preliminary converter is designed to 
meet the requirements and to have the same properties as the novel converter. The new 
converter topology is then designed and investigated in Chapter 5. The results of the 
preliminary design as well as the new converter design are compared. The effects that the 
new converter design has on the source power quality are investigated in Chapter 6. A brief 
literature study into power quality is also discussed in Chapter 6.  
 
Chapter 7 concludes the work done in this thesis. The converters investigated are again 
analysed and compared. Future work related to the research discussed in this thesis is 
discussed in Chapter 8. Extensions and new ideas of the novel topology design are discussed. 
Possible improvements of the work done in this thesis are also discussed. 
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2 Chapter 2: Problem statement and objectives 
In the previous chapter, the reasons for the need of renewable energy are discussed. This next 
chapter identifies specific problems with electricity generated via renewable energy resources 
with a brief, yet broad discussion of each problem. There are many renewable energy 
resources which can be exploited in this world, but the two main renewable energy resources 
discussed in this thesis are those of wind energy and solar energy. These have been identified 
as the favoured types of renewable energy resources because of their abundance worldwide. 
 
Electricity generated from renewable energy resources such as wind generators and photo-
voltaic cells (solar-panels) are highly influenced by weather conditions as discussed in [9] 
and [10]. The wind speed dictates the rotational speed of the rotating blades of the wind 
turbine and the generated voltage of the wind turbine is influenced by the rotational speed. 
Similarly, the voltage generated by photo-voltaic cells is dependent on the intensity and the 
amount of sunlight it is exposed to. On overcast days, the clouds form shadows which block 
the intensity of the sun, and the generated electricity from the photo-voltaic cells is therefore 
reduced. This variance in voltage generated with renewable energy resources is not wanted 
and needs to be regulated and synchronised if it is to integrate into existing electrical energy 
transmission systems. 
 
Electricity generated via renewable energy resources is often linked to the grid with power-
electronic converters as described in [11]. These converters regulate the generated voltage 
and synchronise it with the existing grid voltage. Mechanical methods of regulating the 
voltage are also utilised in wind generator installations as discussed in [12] and [13]. Large 
wind turbine installations implement pitch control into the blades of the wind turbine to 
prevent them from spinning excessively fast. This pitch control, to an extent, can also be used 
to regulate the speed of the turbine, and hence the generated electricity as discussed in [14]. 
To accurately regulate the generated electricity of the wind turbines, a power electronic 
converter must be implemented as shown in [11], [15], [16] and [17] which synchronise the 
electricity so that it may be fed into the existing grid. 
 
Solar panels have a similar problem as with the wind generators. The voltage produced by the 
solar panels is proportional to the amount of sunlight to which it is exposed; hence no voltage 
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is produced after the sun has set. Photo-voltaic solar panels normally work together with a 
rechargeable battery bank as stated in [18]. The solar panels are used to charge the batteries 
and supply power during the day (or when there is sun), and the batteries supply power at 
night (or when there is not enough sun for the solar panels to generate power). Throughout 
the course of a day, the earth moves around the sun and hence the solar panel is exposed to 
different sunlight intensities. This drastically affects the generated voltage. A method of 
estimating the solar power generation capacity is discussed in [10]. 
 
To maximise the gathered energy of solar panels, mechanical methods are again implemented 
as shown in [19]. The solar panels are mounted onto maximum power point tracker (MPPT) 
devices. The MPPT system physically rotates the solar panels to track the sun throughout the 
course of the day in order to maximise the amount of generated voltage. Even so, the 
generated voltage of the solar panels is not stable and will vary depending on the weather. 
The generated voltage will be low in overcast weather, during sunrise and sunset even with 
the MPPT device. Therefore in order to regulate the generated voltage to charge the battery 
banks and to synchronise the electrical energy to the existing grid, power electronic 
converters are again required as discussed further in [11]. 
 
This research study is aimed at developing a converter which can possibly be used for several 
of these renewable energy applications for independent low end users. This project 
investigates a new possible power electronic converter for renewable energy applications, 
namely for systems with large variances in source voltage.  
 
2.1.1 Analysis of varying the source voltage 
Renewable energy resources generate voltages which may vary greatly due to weather 
conditions. As discussed earlier, power electronic converters are implemented to stabilise this 
generated voltage. In high power but low frequency AC applications, the voltage is regulated 
through the use of a primary tap changing transformer as discussed in [20] and [21]. Since the 
application of a low frequency primary tap changing transformer can be used to regulate an 
AC voltage, a high frequency transformer should also be capable of accomplishing the same 
task. Theoretically the same power can be transferred with a smaller size system because of 
the higher frequency.  
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Power converter topologies and ideas are constantly being modified with the purpose of 
improving some specific aspect such as power factor or for other specialised applications as 
in [22] and [23]. High frequency DC-DC converters are the most common power supplies 
because of their lightweight and smaller size. These DC-DC converters are normally 
designed for specific source voltages and produce output voltages accordingly. The output 
voltage of most DC-DC converters is regulated with a feedback system that adjusts some 
duty cycle. The problem is that the output voltage of the converter is limited by maximum or 
minimum duty cycle limits. The duty cycle will reach its limit boundaries if the source 
voltage of the converter is high or if it drops too low (i.e. if there is a wide variance in the 
source voltage).  
 
At low duty cycles, DC-DC converters also tend to have a lower efficiency. This is because 
the converter must sustain a constant output power, at low duty cycles, the average voltage is 
low. Therefore peak currents are drawn from the source in the on-time of the low duty cycle 
to maintain the constant output power. These peak currents cause  losses in the converter, 
hence the lower efficiency at low duty cycles.  
 
Switch mode power supplies use duty cycle control for the regulation of current and/or 
voltage. This control strategy has proven to work well in maintaining a regulated output 
voltage, and can allow for some variation in source voltage, but the source variation will be 
limited because of the characteristics of the power supply. Therefore for large variances in 
source voltage, an additional power supply might be required to still maintain the constant 
output voltage. The recent growing interest into renewable energy systems, as discussed 
earlier, is a good example of a varying source voltage system.  
 
Non-isolated converter topologies are often designed to accommodate a wide variance in 
source voltage, but with no isolation between the input and the output as in [22] and [23]. 
Commercial DC-DC converters which allow a wide variance in source voltage can be 
purchased as advertised in [24] and [25]. A few of these converters boast an isolation voltage 
in excess of 4000V DC between the input and the output. The designs of these converters are 
not disclosed by the manufacturers therefore these designs cannot be analysed and compared 
against this research study. 
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The idea is to use an isolated converter. This concept can easily be implemented by using 
several non-isolated converters and simply sensing the source voltage and switching between 
the different converters. To achieve the same operation with a single isolated converter is 
more complex. Thus considering isolated converter topologies, instead of an additional power 
supply, if by adjusting not only the duty cycle, but also some winding ratio, the output 
voltage could possibly be maintained for a much wider variance in source voltage (as is 
commonly done in low frequency power system applications [21]).  
 
High frequency converters often implement several secondary winding taps to provide 
several output voltages. This is commonly found in computer power supplies [26]. The 
problem with secondary taps is that control is also required on the secondary side of the 
transformer, or bi-directional isolated communication for regulation of the secondary 
windings. The interconnection and regulation of these secondary windings becomes complex. 
Implementing primary taps instead of secondary winding taps on the transformer simplifies 
the control. The controller only has to control the circuitry for the switching on the primary 
side of the transformer. This could make the control of the circuit simpler than having several 
secondary winding taps on the transformer since only one feedback signal is required from 
the secondary. 
 
If the winding ratio of the transformer can be changed under load, the output can be 
maintained for a wider variance in source voltage as is done in low frequency applications as 
in [27]. The objective is thus to design an isolated converter which implements a high 
frequency primary tap changing transformer with a single secondary. This will allow for the 
turns ratio as well as the duty cycle control to be more flexible before encountering the source 
voltage limits of the converter. Therefore the converter will be able to accommodate a much 
wider variance in the source voltage. 
 
Incorporating a selectable turn’s ratio will allow the converter to maintain a constant output 
voltage for a much wider variance in source voltage. The primary tapped transformer should 
have at least three selectable winding ratios, namely; a step-up ratio, a one-one ratio and a 
step-down ratio. This will allow for a wide possible range of source voltages.  
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2.1.2 Bus capacitance analysis 
Power electronic converters powered from a rectified AC voltage source normally require 
bulk bus capacitance after rectification. Bus capacitance is designed to reduce the voltage 
ripple on the DC bus and is normally implemented with electrolytic capacitors. These 
electrolytic capacitors are paralleled in order to increase the capacitance and contribute 
largely to the cost of the converter. Electrolytic capacitors allow for a large capacitance (i.e. 
can store a lot of energy for their package size) but have a high ESR and perform poorly 
when high frequency currents are drawn from them. These characteristics of electrolytic 
capacitors can limit the lifetime of a converter. Electrolytic capacitors are easily identifiable 
in converters due to their large size. 
 
If the amount of required bus capacitance can be reduced, capacitors with better 
characteristics can be implemented. Therefore a different capacitor technology type with a 
lower ESR and which is more comfortable in high frequency applications, (such as 
polypropylene capacitors or the more common WIMA capacitors) can be used in place of the 
electrolytic capacitors as bus capacitance. 
 
Therefore it would be advantageous to create an isolated converter which requires less 
capacitance. The general capacitor design equation is		 = 
 

. To reduce the capacitance 
required, one needs to increase  or reduce		. The current is not a controllable parameter, 
since it is dependent on the type of load. It is not feasible to increase the allowable voltage 
ripple	 since a DC voltage output is required. Therefore the only parameter which can be 
changed is the time	. Therefore to reduce the amount of required bus capacitance, the time 
that the capacitor must maintain the voltage should be reduced.  
 
Trapezoidal waveforms with a high duty cycle, but the same peak voltage as a rectified AC 
voltage require less capacitance since the time	 is less. The designed converter aims to 
generate a trapezoidal waveform with the use of a high frequency primary tap changing 
transformer. This procedure will be discussed in more detail later. Bus capacitance after AC 
voltage rectification draws current peaks from the source, as seen later in this thesis, which 
reduces the power quality of the converter. 
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2.1.3 Power quality analysis 
Different electrical loads have different effects on systems, as discussed in [28] and [29]. 
Maintaining a regulated output voltage can improve the efficiency and is important for power 
quality and stability. A method for predicting the effect of electrical loads in South Africa 
(and the importance thereof) for power system applications is discussed further in [30]. 
 
The electrical load characteristics greatly affect the efficiency of any electrical or electronic 
device. For instance, computer power supplies are optimised for maximum load conditions 
and have good efficiencies at maximum load. Often these power supplies are not operated at 
their maximum load and hence do not operate at their maximum efficiency. Loads can be 
differentiated into two main categories, namely linear loads and non-linear loads. The design 
procedure for linear loads and non-linear loads can differ greatly, thus the load conditions are 
crucial to any design.  
 
A main aspect of power quality that should be considered is power factor. Large systems 
implement capacitor bank setups. If active power factor correction is required, then machine 
sets are used [31]. Although effective, these methods are impractical for power electronic 
converters. Power electronic converters normally have non-linear characteristics because of 
the current distortion (from the source) as explained in [32] and [31]. A real practical problem 
is when a mains AC voltage is rectified and then a large capacitance is placed to form a DC 
bus for the power electronic converter. This is common for most converters powered from an 
AC voltage source. These converters are non-linear because of the initial rectification stage 
from AC-DC (i.e. combination of full bridge rectifier and DC bus capacitor). Most modern 
household appliances such as PC’s, LCD TV’s and Hi-fi systems all make use of a SMPS 
(Switch Mode Power Supply) with this rectification stage from AC-DC.  
 
The power factor and hence power quality for non-linear (commonly referred to as non-
sinusoidal) systems is then improved using an additional converter, such as a boost converter. 
This power factor correction converter is placed between the rectified AC source voltage and 
the main bus capacitance of the converter. The power factor correction converter ensures a 
continuous flow of current from the source. This improves the power factor even for non-
sinusoidal systems. The boost converter is non-isolated, if isolation is required then several 
isolated converter topologies can be used for power factor correction for non-linear loads 
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which can be found in [33]. These power factor correction converters require relatively 
complex control strategies and fairly large DC bus capacitances as seen in [33].  
 
Bulk capacitance after AC voltage rectification draws current peaks from the source which 
reduces the power quality of the converter. If the converter operates in such a way so as to 
draw a more distributed current instead of these current peaks from the source, then the 
fundamental power factor could be improved. By selecting suitable winding ratios for the 
primary tapped transformer, the current that is drawn from the source will be more distributed 
over a time period.  
 
Although the fundamental power factor may be improved, the THD may increase because of 
the high frequency switching, and the power factor will decrease. These uncertainties 
therefore require a power quality analysis of the high frequency converter with a primary tap 
changing transformer to be performed.  
 
The power quality of a converter consists of many aspects although only three of these are 
addressed for this project. The power factor, fundamental power factor and the total harmonic 
distortion are analysed. The AC source voltage is assumed to be relatively stable, therefore 
only the THD of the source current will be analysed. 
 
2.2 Design approach: 
Two main possible approaches can be taken to achieve these objectives. The two initial 
approaches for any design project are to: 
 
1. Simulate and then construct the design, where after the results of the simulation and 
the actual design are compared. 
 
OR 
 
2. Construct a low power prototype to prove the concept and then see if the prototype 
yields the expected results. 
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Not much research is available on high frequency isolated primary tap changing converters 
because they are rarely implemented. There is a large amount of research available on low 
frequency primary tap changing transformers such as in [21], [34], [35] and [36]. Therefore 
by using the available research of the low frequency applications a low power high frequency 
prototype can be constructed. Although constructing a prototype is more time consuming 
than a simulation, the real effects can be analysed more accurately with a prototype. 
Simulations often display unrealistic results and a conclusive decision cannot be made from a 
simulation alone. Therefore the best possible approach is to design and construct a low power 
prototype and analyse the real effects. To meet the objectives discussed above, a set of 
requirements addressed next. 
 
2.3 Requirements: 
The main requirements for this research are listed below. 
 
1. Design and construct a prototype converter which implements a high frequency 
primary tap changing transformer 
 
2. An analysis of the converters ability to maintain a constant output DC voltage for a 
wide variance in the DC source voltage. 
 
3. An analysis of reducing the bus capacitance required for the converter when powered 
from a rectified AC voltage source. 
 
4. An analysis of the converters power quality. This will consider the power factor, 
fundamental power factor and the total harmonic distortion of the current only. Other 
aspects of power quality shall not be considered for the prototype. 
 
To meet these requirements, a low power preliminary design prototype is constructed and 
analysed after which a new and final prototype is designed. The new prototype converter 
design will implement a high frequency primary tap changing transformer. The two 
converters are then analysed and compared. A conclusive decision can then be made about 
the converter designs. The converters shall be compared while considering the following 
effects: 
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• Efficiency vs. Duty cycle 
It is shown that each primary winding tap has an optimal range in terms of efficiency for 
a corresponding duty cycle range. Thus an optimal switching point between primary 
winding taps shall also be defined where the output voltage can be kept constant for a 
minimum efficiency.  
 
• Efficiency vs. Source voltage 
The effects of how well the designs can handle a varying source voltage and still maintain 
a constant regulated DC output voltage shall be analysed.  
 
• Possible advantages 
Possible advantages to the concept of tap changing transformers in high frequency 
converters shall be identified and analysed. Aspects such as reduced bus capacitance are 
expected from the prototype. 
 
• Disadvantages 
No converter is perfect. The switching components alone will cause inefficiencies in the 
converter. Since the converter implements a high frequency transformer, the output 
voltage stability and power quality will also be affected by the leakage inductance of the 
primary tap changing transformer. 
 
Primary tap changing transformers are rare in high frequency applications. Therefore little 
literature is available. A topology which can accommodate a high frequency primary tap 
changing transformer is thus required. A research investigation into the possible converter 
topologies is done next. 
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3 Chapter 3: Topology investigation 
In this chapter, a topology investigation is presented. The purpose is to select a design for the 
prototype converter or possibly design a new topology. The topology is then designed to meet 
the objectives of the previous chapter. In order to select a topology for the application, the 
converters operation is first discussed. Only isolated converter topologies are investigated 
which can be modified to drive a primary tap changing transformer. The most versatile 
topology is selected and not necessarily the most cost effective. The purpose is to develop an 
innovative topology and driving technique for high frequency primary tapped transformers. 
 
The concept of primary tap changing transformers can be implemented into most of the high 
power high frequency isolated topologies with a modification of the topology (primary 
tapped coupled inductors included) as investigated in [37]. Primary tapped transformers are 
often implemented in low frequency power system applications for voltage regulation and 
grid voltage stability. A basic diagram of a low frequency primary tapped transformer is 
shown in Figure 3-1. The taps can change under load (with the load connected and drawing 
current) if the controller is capable of doing so as discussed in [34]. Figure 3-1 indicates 
which taps are normally used for a change in source voltage in order to maintain a stable and 
constant output voltage of 220V. 
 
 
Figure 3-1: Low frequency primary tapped transformer circuit diagram example 
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Therefore in low frequency applications a primary tapped transformer is used to regulate the 
output voltage. If the source voltage is high, then a step-down tap is used and visa-versa. The 
primary tap is selected using bi-directional switches as indicated in Figure 3-1 and is 
described further in [27], [31] and [38]. 
 
Conceptually, high frequency converters can also implement primary tapped transformers for 
voltage regulation for a variance in the source voltage. Primary tapped transformers are not as 
popular in high frequency applications, but some research is available indicating some 
interesting applications as in [39].  
 
Isolated high frequency converters or power supplies are often designed for specific source 
voltages, and allow for little variance in the source voltage. The idea investigated in this 
research study is to implement three different transformer ratios (by using a high frequency 
primary tap changing transformer), each with its own, different source variance range. Thus 
the output voltage can be kept constant for a wide variance in the source voltage. 
 
3.1 Possible Converter Topologies 
In order to achieve the objectives, three winding ratios are chosen, a step-up ratio, step-down 
ratio and a one-one ratio. This tests all possibilities of transformer winding ratios and is 
expected to accept the widest source voltage range. More winding ratios can be implemented, 
but to prove the concept, only three are considered. Possible topologies are discussed next 
which can achieve this desired operation. Buck-boost converters or Cúk converters allow for 
a wide variance in source voltage and can be made isolated, but are not considered since they 
require additional inductance and capacitance. 
 
3.1.1 Fly-back converter: 
The most common isolated converter topology is the fly-back converter [32]. This is because 
it requires only one switch. A coupled inductor instead of a transformer is used. The basic 
topology of a fly-back is shown in Figure 3-2. 
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Figure 3-2: Standard fly-back converter topology 
 
The fly-back converter can also be modified to accommodate a primary tapped coupled 
inductor as indicated in Figure 3-3. A tapped coupled inductor can have the same effect as a 
primary tapped transformer. 
 
Figure 3-3: Modified fly-back converter topology 
The three winding ratios of the fly-back converter can be achieved with this modified 
topology layout of Figure 3-3. A ratio of N3:N4 is achieved my modulating switch S3 and 
keeping S1 and S2 open circuit. Similarly, modulating S2 will yield a ratio of N3+N2:N4 and 
modulating S1 will yield a ratio of N1+N2+N3:N4. A summary of the active switches for 
each winding selection operation is indicated in Table 3-1. 
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Table 3-1: Summary of active switches to select relative winding ratio for modified fly-back converter 
Switch S3 S2 S1 
N3:N4 1 0 0 
N3+N2:N4 0 1 0 
N3+N2+N1:N4 0 0 1 
 
In Figure 3-3 the series diodes D4, D5 and D6 are added to prevent a short circuit path 
through the diodes of the open circuit switches while another switch is being modulated, as 
discussed in [37]. Since all primary windings sit on the same core, the primary windings will 
induce a voltage. If there are no series diodes, this induced voltage will cause the short circuit 
through the active switch and the parallel diode of the other switches as indicated in Figure 
3-4. 
 
 
Figure 3-4: Modified fly-back converter with no series diodes indicating the short circuit path 
 
3.1.2 Push-pull converter: 
The standard push-pull converter topology requires just two switch components [32]. The 
topology layout of a basic push-pull converter is indicated in Figure 3-5.  
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Figure 3-5: Standard push-pull converter topology 
 
The push-pull converter topology can be modified to accommodate multiple primary winding 
taps as indicated in Figure 3-6. The secondary windings N4 and N5 are equal to 
accommodate centre tap rectification. 
 
 
Figure 3-6: Modified push-pull converter topology 
 
Again three winding ratios can be achieved with the modified push-pull topology. A winding 
ratio of N3:N4 is achieved by modulating switches S3 and S4 in Figure 3-6 and keeping the 
rest of the switches open circuit. A second winding ratio of N3+N2 is achieved by 
modulating switches S2 and S5, and the third winding ratio of N3+N2+N1:N4 is achieved by 
modulating switches S1 and S6. A summary of the active switches for each winding selection 
operation is indicated in Table 3-2. 
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Table 3-2: Summary of active switches to select relative winding ratio for modified push-pull converter 
Switches S1 S2 S3 S4 S5 S6 
N3:N4 0 0 1 1 0 0 
N3+N2:N4 0 1 0 0 1 0 
N3+N2+N1:N4 1 0 0 0 0 1 
 
Similar to the modified fly-back converter, series diodes D7 through to D12 are added to the 
modified push-pull topology in Figure 3-6 to prevent a short circuit path through the parallel 
diodes of the switches. An example of such a short circuit path is indicated in Figure 3-7 if 
the series diodes are not added. 
 
 
 
 
 
Figure 3-7: Modified push-pull converter with no series diodes indicating the short circuit path 
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3.1.3 Half bridge converter: 
Another common topology is the half-bridge converter [32]. The basic form of a half-bridge 
converter is shown in Figure 3-8. 
 
 
Figure 3-8: Standard half-bridge converter topology 
 
The half-bridge converter can also be modified to accommodate a primary tapped transformer 
as indicated in Figure 3-9. The switches S3, S4 and S5 must be bi-directional switches since a 
bi-directional current must flow through them in order for the topology to operate. 
 
 
Figure 3-9: Modified half-bridge converter topology 
 
To achieve the three winding ratios using the modified half bridge converter of Figure 3-9, 
switches S1 and S2 should be continuously modulated. The winding ratios can then be 
selected with the bidirectional switches S3, S4 and S5. Therefore a winding ratio of N3:N4 is 
selected by closing switch S5, and opening switches S4 and S3. The second winding ratio of 
N3+N2:N4 is selected closing switch S4 and opening switches S5 and S3. The third and final 
winding ratio of N3+N2+N1:N4 is selected by closing switch S3 and opening switches S4 
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and S5. A summary of the active switches for each winding selection operation is indicated in 
Table 3-3. 
 
Table 3-3: Summary of active switches to select relative winding ratio for modified half-bridge converter 
Switches S1 S2 S3 S4 S5 
N3:N4 1 1 0 0 1 
N3+N2:N4 1 1 0 1 0 
N3+N2+N1:N4 1 1 1 0 0 
 
The main disadvantage of a half-bridge is that only half the source voltage is used per half 
cycle of switching. Therefore in order to obtain the same output power, the source current is 
double that compared to a full bridge converter. 
 
3.1.4 Full bridge converter: 
The full bridge converter is well known for its high power capability. The main disadvantage 
of the full-bridge is merely the switch count. These become costly when high power devices 
are required. The basic topology for a full bridge converter is indicated in Figure 3-10 as 
found in [32]. 
 
 
Figure 3-10: Standard full bridge converter topology 
 
The full bridge converter can also be modified to accommodate a primary tapped transformer 
as indicated in Figure 3-11. Switches S5, S6 and S7 must be bi-directional switches for the 
same reason as discussed for the modified half bridge converter.  
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Figure 3-11: Full bridge converter topology option 1 
 
The winding ratio selection process is similar to the half bridge converter. Switches S1, S2, 
S3 and S4 are to be continuously modulated. The winding ratios are selected by opening or 
closing the bi-directional switches. A winding ratio of N3:N4 can be selected by closing 
switch S7, and keeping switches S5 and S6 open circuit. A second winding ratio of 
N3+N2:N4 is selected by closing switch S6 and opening switches S5 and S7. The third 
winding ratio of N3+N2+N1:N4 is selected by closing switch S5 and opening switch S6 and 
S7. A summary of the active switches for each winding selection operation is indicated in 
Table 3-4. 
 
Table 3-4: Summary of active switches to select relative winding ratio for modified full bridge converter 
Switches S1 S2 S3 S4 S5 S6 S7 
N3:N4 1 1 1 1 0 0 1 
N3+N2:N4 1 1 1 1 0 1 0 
N3+N2+N1:N4 1 1 1 1 1 0 0 
 
3.1.5 New three phase arm converter topology: 
A new three phase arm topology is investigated which can be used to drive a primary tapped 
transformer. The three phase arm prototype topology is shown in Figure 3-12. 
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Figure 3-12: Prototype three phase arm DC-DC converter topology 
 
The circuit depicted in Figure 3-12 is incomplete. If switches used have freewheeling diodes, 
the switching scheme will short circuit if it operates. The short circuit conditions will occur 
through the free-wheeling diodes of the switches. Although only one primary winding might 
be energised, the other primary winding will induce a voltage across it because they share a 
single transformer core. This induced voltage will cause the freewheeling diodes of the 
switches to become forward bias and form a path through which a short circuit current can 
flow. This short circuit path is indicated in Figure 3-13.  
 
Figure 3-13: Three phase arm prototype converter topology indicating a possible short circuit path 
 
To prevent the short circuit path, the inactive primary winding must be disconnected from the 
circuit in some way so as to break the conduction path of the short circuit currents. Therefore 
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even though a voltage will still be induced across the winding, no current will flow since it is 
effectively not connected. Additional switches are thus added in series with the primary 
windings so as to have more control over the primary windings and hence the primary current 
path. These additional switches are indicated in Figure 3-14 and are labelled S7 and S8 in the 
new three phase arm topology. When switches S7 or S8 are open, the relative primary 
winding is essentially disconnected. Therefore even though a voltage will be induced, no 
short circuit current will flow.  
 
Figure 3-14: New three phase arm topology design 
The operation of this three phase arm topology design is described in detail. Three winding 
ratios can be achieved with only two primary windings and a single secondary winding. To 
select the first winding ratio of N1:N3, switch S7 must remain closed circuit and switches S8, 
S5 and S6 open circuit. Then switches S1, S2, S3 and S4 are modulated similar to a full-
bridge converter. This operation will yield current paths as shown in Figure 3-15.  
 
Figure 3-15: Three phase arm topology indicating N1:N3 winding ratio 
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The second winding ratio of N2:N3 is selected by keeping switches S1, S2 and S7 open 
circuit. Switch S8 must remain closed and switches S3, S4, S5 and S6 are modulated like a 
full bridge converter. This operation will yield current paths as indicated in Figure 3-16.  
 
Figure 3-16: Three phase arm topology indicating N2:N3 winding ratio 
 
A third winding ratio of N1+N2:N3 can be selected by closing switches S7 and S8 and 
opening switches S3 and S4. Then switches S1, S2 and S5 and S6 in the outer phase arms 
must be modulated like a full bridge converter. This operation yields current paths as 
indicated in Figure 3-17.  
 
 
Figure 3-17: Three phase arm topology indicating N1+N2:N3 winding ratio 
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Therefore three winding ratios can be achieved with this new three phase arm converter 
topology. A summary of the active switches for each winding selection operation is indicated 
in Table 3-5.  
 
Table 3-5: Summary of active switches to select relative winding ratio for new three phase arm converter 
Switches S1 S2 S3 S4 S5 S6 S7 S8 
N1:N3 1 1 1 1 0 0 1 0 
N2:N3 0 0 1 1 1 1 0 1 
N1+N2:N4 1 1 0 0 1 1 1 1 
 
In order to achieve the full operation, controllable bi-directional switches are required for 
switches for the new three phase arm topology shown in Figure 3-14. Switches S7 and S8, in 
Figure 3-14, need to allow high frequency bi-directional currents to flow. Such a switch can 
be found in [38]. The circuit diagram for the switch found in [38] is indicated in Figure 3-18.  
 
The MOSFET labelled ‘M’ in Figure 3-18 will always conduct from drain to source whether 
current flows from A to B or B to A when the gate of the MOSFET is high. Consequently 
when the gate is low, no current is allowed to flow because of the diodes. The MOSFET in 
Figure 3-18 can have a freewheeling diode and it will not affect its operation as a controllable 
high frequency bi-directional switch. 
 
 
Figure 3-18: Bi-directional high frequency switch 
 
The final topology configuration for the new three phase arm topology is shown in Figure 
3-19 which includes the controllable bi-directional switches. 
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Figure 3-19: Complete final three phase arm topology with bi-directional switches 
 
These bi-directional switches should be driven negative as well to ensure that the switch turns 
off properly and that the current path is blocked. The advantage of this topology is that three 
different transformer winding ratios are achieved with only two primary windings.  
 
3.1.6 Matrix converters:  
Matrix converters are simply converters which operate in series to increase voltage 
capability, or in parallel to increase current capability, or series and parallel to increase the 
power capability as described in [32]. These also include matrix transformers which operate 
on a similar principle. Matrix converters require for the converters to be operated 
simultaneously. They shall not be considered for the purpose of this thesis, since the aim is to 
design a single converter. 
 
3.2 Summary of converter topologies: 
Primary tapped transformers can be implemented into several isolated converter topologies, 
even with coupled inductors. A few of these have been investigated in [37]. In terms of 
controlling these converters, the three phase arm converter is expected to be the most 
complex and is thus chosen as the main converter for investigation. If the concept can be 
proven with the three phase arm converter, then it is possible to implement primary tap 
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changing transformers into most, if not all, isolated converter topologies. The three winding 
ratios are achieved with simply two primary windings and a new switching strategy.  
 
The advantage of this chosen switching scheme for the three phase arm converter shown in 
Table 3-5 is that three different transformer winding ratios are achieved with just two primary 
windings. Table 3-6 is a summary of the possible converter topologies discussed. 
 
Table 3-6: Summary of discussed converter topologies 
Converter 
topology 
Number of 
Switches required 
Number of bi-
directional 
switches required 
Number of 
primary windings 
required 
Number of diodes 
required (excluding 
rectification and 
switch diodes) 
Fly-back 3 0 3 3 
Push-pull 6 0 6 6 
Half bridge 2 3 3 12 
Full-bridge 4 3 3 12 
New three phase 
arm topology 
6 2 2 8 
 
The fly-back converter topology only needs 3 switches, but the voltage rating for these 
switches will be high because of the properties of the coupled inductor in the fly-back 
converter which can be read further in [32]. A push-pull converter requires 6 primary 
windings in order to achieve just three winding ratios. Therefore a large transformer core 
would be required and the leakage inductance will be high because of the number of 
windings required. The half-bridge converter requires additional capacitance as indicated in 
Figure 3-9. The full-bridge topology requires a total of 7 switches, three of which must be bi-
directional switches. This means that 12 diodes must be used. The three phase arm topology 
requires a total of 8 switches and only 2 are bi-directional, hence 8 diodes are required. The 
transformer core can be smaller for the same frequency power specifications since it requires 
only two sets of primary windings. Although three phase arm topologies are common in three 
phase systems, it has not yet been used in this manner as described in this thesis, making this 
a novel topology. Therefore, for these reasons, the chosen topology is the three phase arm 
topology design.  
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3.3 Conclusion 
The problem has been identified and requirements have been set. Research has been done 
into possible converter topologies which can achieve the objectives and meet the 
requirements. The next chapter investigates a preliminary design which consists of three 
power supplies that will achieve the requirements. The new three phase arm converter 
prototype is then designed and constructed. The results of the new converter are then 
compared to the preliminary design. 
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4 Chapter 4: Preliminary converter design 
Power electronics is a common interface with renewable energy installations [17]. The 
voltage variance caused by renewable energy sources has been discussed. A topology which 
implements a primary tap changing transformer has been analysed. This chapter discusses the 
design and experimentation of a preliminary design. The preliminary design is different to the 
three phase arm converter discussed earlier. The preliminary prototype is designed to 
maintain a constant DC output voltage for a wide variance in source voltage. The preliminary 
converter design effectively consists of three isolated power supplies. Each of the isolated 
sub-power supplies has its own transformer with a different winding ratio. The prototype 
converter is first characterised with a variable DC voltage source. A rectified AC voltage 
source is then placed on the input and its behaviour is investigated. The purpose of the 
preliminary design is discussed next. 
 
4.1 Purpose 
The purpose of the preliminary design is to investigate the operation of a primary tap 
changing transformer without having to implement it. The preliminary converter is designed 
as a DC-DC converter which will accomplish the same functionality as the three phase arm 
topology designed to drive the high frequency primary tapped transformer. The preliminary 
converter will form a platform to which the three phase arm converter topology can be 
compared. The preliminary converter is designed to obtain the same expected results as the 
three phase arm topology.  
 
The three separate power supplies of the preliminary converter share a single controller. The 
power supplies are individually activated for different source voltage ranges. Unlike matrix 
converters, only a single power supply is active at any point in time. Therefore this 
preliminary design should not be confused with matrix converters. The three phase arm 
topology induces a bi-polar voltage across the primary windings winding. Therefore the 
individual power supplies are designed to be isolated full bridge converters. This is done for 
consistency in comparison of the results to be obtained from the three phase arm topology. 
The individual power supplies will each be isolated through a transformer of which their 
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winding ratios shall be made similar to that of the winding ratios chosen for the three phase 
arm converter. 
 
4.2 Description of operation and design: 
The requirements for the three phase arm converter topology are for it to maintain a constant 
DC output voltage for a wide variance in source voltage. The three phase arm topology is 
said to have three possible winding ratios which sit on the same core. Instead of having a 
single transformer core with a primary tapped transformer, the preliminary design 
implements three separate transformers, each with a different winding ratio.  
 
To ‘simulate’ a single winding ratio of the three phase arm converter, only one power supply 
of the preliminary converter operates at any point in time. The basic topology layout of this 
circuit is shown in Figure 4-1.  
 
 
Figure 4-1: Preliminary design prototype topology layout 
CONVERTER 1 
CONVERTER 2 
CONVERTER 3 
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The three converters of Figure 4-1 are isolated full bridge converters, thus each converter 
requires four switches. The variable DC voltage source is supplied to all the converters and 
the outputs of the converters are individually rectified before they are paralleled at a load.  
 
In Figure 4-1 the transformer of converter 1 is a step-down transformer with a winding ratio 
of N1:N3. The transformer of converter 2 a one-one transformer with a winding ratio of 
N2:N3. The transformer of converter 3 is a step-up transformer with a winding ratio of 
N1+N2:N3. These are the same winding ratios that can be obtained with the three phase arm 
converter. The transformer winding ratios were chosen so that a constant output voltage can 
be maintained for a wide variance in source voltage for when operated as a DC-DC converter. 
 
4.3 Transformer design for preliminary converter: 
The design for each of the transformers of the preliminary converter is discussed in this 
section. 
 
The area product equation [40] is used to select a core size for a chosen power rating and 
frequency. 
 = 2 
The common specifications for the three transformers are: 
	
 	= 	0.2  = 4/ = 4 × 10/ 
 = 49 × 10  = 55 × 10  = 50 × 10 
	
 	= 	3 
 	= 150Ω  = 4			  
 = window	factor = 0.5 
η = 85% 
Full bridge converters are known for their relatively good efficiency, the transformer 
efficiency for the design purposes is assumed to be 85%. 
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Using the area product equation, this yields 
 
 = 2(3)
(4)(0.5)(0.2)(50 × 10)(4 × 10)
 
 = 7.5 × 10	 
 
The available core to be used is an E32 which yields an area product of 
 
 = 2.7 × 10	 
 
The estimated maximum power that can be transferred through the E32 core is estimated to 
be 
 = 
2
 
 = 107.8	 
 
The wire thickness for the switching frequency is determined by first calculating the skin 
depth [32]: 
 
!	
 = 66" = 66√50 × 10 = 0.298	 
 
Thus the desired wire thickness or diameter should be at maximum 
 
 = 2 × !	
 = 0.6	 
 
The largest wire thickness required is 0.6mm wire. The maximum current that can be passed 
through a single strand of 0.6mm diameter of copper wire at 50 kHz is: 
 
	__
 =  
	__
 = $%
4
& '4( = % 
	__
 = %(0.6) = 1.1	 
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Since there are three transformers in the preliminary converter, three transformers are 
designed. The converter is designed to accommodate a wide a variance in source voltage. 
Therefore each transformer is designed for a different source voltage range. The required 
winding ratios are N1:N3, N2:N3 and N1+N2:N3. The output voltage is chosen to be 15V. 
The ratios are selected as 1:2 for the N1:N3 step-up winding ratio, 2:2 for the one-one N2:N3 
winding ratio and the third winding ratio then becomes 3:2 for the step-down ratio of 
N1+N2:N3. 
 
Thus the three maximum source voltages that the transformers are designed for are chosen as 
_ = 17 
_ = 34 
_ = 50 
These source voltage ranges are selected to be a few volts over the actual required maximum 
source voltage range. The reason for this is so that there is overlap between the maximum 
source voltage range of step-up converter and the minimum source voltage range of the one-
one converter. Similarly an overlap is expected between the maximum range of the one-one 
converter and the minimum range of the step-down converter. This is explained in more 
detail later in this thesis. 
 
4.3.1 Step-up transformer design: 
 
)_ = _
4 = 174(0.2)(49 × 10)(50 × 10) = 8.673 ≈ 9	* 
_ = + × _ = 30.85 × 17 = 210 
 
A smaller wire diameter can be used since	_ < 	__
. Since the window area is 
much larger than required, the 0.6mm wire is used. 
 
)__#
 = 1	* 
 
The transformer secondary voltage is 15V and the output power is 3W, the secondary current 
will be 
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_ = _ = 315 = 200 
 
Thus the number of required strands for the secondary of the step-up transformer will be 
 
)__#
 = 1	* 
 
4.3.2 One-one transformer design: 
 
)_ = 34
4 = 344(0.2)(49 × 10)(50 × 10) = 17.347 ≈ 18	* 
_ = + × _ = 30.85 × 34 = 104 
 
Thus the required number of strands for the primary of the one to one transformer is: 
 
)__#
 = 1	* 
 
The transformer secondary voltage is 15V and the output power is 3W, the secondary current 
will be 
 
_ = _ = 315 = 200 
 
Thus the number of required strands for the secondary of the one to one transformer will be 
 
)__#
 = 1	* 
 
4.3.3 Step-down transformer design: 
 
)_ = 17 + 34
4(0.2)(49 × 10)(50 × 10)
= )_ + )_ = 27	* 
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_ = + × ,_+_- =
3
0.85 × '17 + 34( = 70 
 
Thus the required number of strands for the primary of the step down transformer is: 
 
)__#
 = 1	* 
 
The transformer secondary voltage is 15V and the output power is 3W, the secondary current 
will be 
_ = _ = 315 = 200 
 
Thus the number of required strands for the secondary of the step down transformer will be 
 
)__#
 = 1	* 
 
The secondary number of turns will be the same for each of the transformers. This is done in 
order to ‘simulate’ the primary tapped transformer with a single secondary winding for the 
new DC-DC converter design which will yield a single regulated output voltage. The 
secondary number of turns will be equal to the one-one ratio. Thus 
 
) = )_ = 18	* 
 
4.3.4 Controller design: 
The controller is programmed with the logic flow chart as indicated in Figure 4-2. The 
complete microcontroller code can be found in Appendix A. In Figure 4-2, PWM1 refers to 
the PWM outputs for converter 1 of the preliminary design. Similarly, PWM2 refers to 
converter 2 and PWM3 to converter 3. 
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Sample source 
voltage A2D 
Is  
Source voltage between  
0V-0.1V 
All outputs off 
PWM1 ON 
PWM2 OFF 
PWM3 OFF 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
Is 
Source voltage between  
0.1V-17V 
Increase Duty cycle 
Is 
Source voltage between  
17V-34V 
Is 
Source voltage between  
34V-50V 
PWM1 OFF 
PWM2 ON 
PWM3 OFF 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
PWM1 OFF 
PWM2 OFF 
PWM3 ON 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
Increase Duty cycle 
Increase Duty cycle 
Figure 4-2: Preliminary design microcontroller code flowchart 
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4.3.5 Isolated feedback circuit design: 
The feedback is required in order to regulate the output voltage. The feedback signal must be 
isolated in order to maintain the isolation of the converter. The feedback signal is fed into the 
microcontroller which can then regulate the output voltage. Linear opto-couplers are chosen 
for their good linearity characteristics and provide good isolation.  
 
The bandwidth of these devices is over 200 kHz [41]. The feedback circuit design 
implemented is shown in Figure 4-3 which is as suggested in the datasheet of the IL300 linear 
opto-coupler [41]. The operational amplifiers labelled U1 and U2 in Figure 4-3 are powered 
from separated isolated voltage sources. 
 
 
Figure 4-3: Linear optical feedback circuit diagram from IL300 datasheet [41] 
 
The feedback circuit is shown in Figure 4-3 constructed on PCB and is shown in Figure 4-4. 
 
 
Figure 4-4: Optically isolated feedback PCB 
 
The microcontroller is programmed to perform proportional control using the feedback 
signal. Proportional feedback is used [42]. The duty cycle of the control signal is adjusted 
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proportionally to follow a reference value. The control diagram indicated in Figure 4-5 
indicates the control strategy implemented. 
 
 
 
 
 
 
 
 
 
 
 
The preliminary converter is designed and is constructed next.  
 
4.4 PCB design of preliminary converter 
The preliminary design was constructed on breadboard for initial measurements to prove the 
concept. The breadboard design inherently has considerable layout inductance and is shown 
in Figure 4-6.  
 
Figure 4-6: Initial design constructed and tested on breadboard 
 
A PCB layout of the preliminary design was designed not necessarily to reduce layout 
inductance, but for ease of measurements and to form a platform from which more stable and 
Σ 
Σ  
+ 
+ 
- 
- 
Duty cycle 
Voltage reference 
New duty cycle 
Measured 
output voltage 
Error 
Figure 4-5: Proportional control diagram for duty cycle control with proportional gain  
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consistent measurements can be taken. Fixed measurement terminals as well as ground and 
power copper planes were designed into the PCB layout design. Current measurement loops 
were also incorporated in the PCB design to accommodate current probe measurements. The 
measurement noise was minimised by clamping EMI ferrite suppression cores around the 
probe leads. The PCB schematic and layouts can be found in Appendix B. Figure 4-7 shows 
the populated and operational PCB of the preliminary prototype design with the three 
separate power supplies. 
 
 
Figure 4-7: Preliminary prototype design on PCB 
 
The PCB design was characterised and the experimental results are discussed next.  
 
4.5 Experimental results of preliminary converter prototype: 
4.5.1 Analysis of variable DC voltage input results 
The preliminary converter prototype was first characterised with a variable DC voltage input. 
This is done in order to determine at which source voltage to change between converters. The 
converter was thus manually controlled for the DC characterisation. The duty cycle and the 
source voltage were adjusted to maintain a constant output voltage of 15V DC at the load. 
 
The efficiency of the converter was recorded as well as the duty cycle and the source voltage. 
Figure 4-8 shows the efficiency vs. duty cycle plot of the converter. Each curve seen 
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represents one of the three separate converters of the preliminary design. The best performing 
converter is the step-down converter, since it draws the least current from the source.  
 
Figure 4-8 also indicates that at low duty cycles, the efficiency is relatively low. This is 
because while the converter was being tested for a variable DC source voltage and a constant 
DC output, bus capacitance was placed at the output of the converter before the load. At low 
duty cycles, the output capacitance must provide current to the load for a longer duration, and 
this discharges the capacitance. Thus when the capacitor must charge at a low duty cycle, it 
draws a large current peak from the source to sustain the output power. The current peak 
must also flow through the switches of the relative converter which implies that the switching 
losses also increase. This results in the low efficiency at low duty cycle scenario. The 
decrease in efficiency with is an exponential decrease due to  losses and is seen in Figure 
4-8. This is expected since this phenomenon is common amongst most isolated DC-DC 
converters. 
 
 
Figure 4-8: Efficiency vs. Duty cycle comparison for individual converters 
 
Once the efficiency was analysed for the specific duty cycle values, the power efficiency 
(efficiency) was then plotted against the source voltage, again for each of the converters of 
the preliminary design. This is shown in Figure 4-9. 
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Figure 4-9: Power efficiency vs. Source voltage comparison for individual converters 
 
As discussed earlier, the curves of each of the converters source voltage range overlap. The 
vertical lines labelled B and C in Figure 4-9 indicate at which source voltage the controller 
should switch between converters. Therefore the controller should switch from the step-up 
converter to the one-one converter at a source voltage of 17V, and again from one-one 
converter to step-down converter at a source voltage of 25V. The vertical lines labelled A and 
D show that the output voltage can be sustained for a wide variance in the source voltage. 
This variance in source voltage is approximately 30V. Figure 4-9 indicates that none of the 
individual converters can sustain the output voltage for such a wide variance in the source 
voltage. Figure 4-9 also indicates that the preliminary design can sustain the output voltage 
for a minimum efficiency of around 59% as indicated by the horizontal line labelled E.  
 
4.5.2 Analysis of rectified AC voltage input results: 
The effect of placing a rectified AC voltage source on the input of the converter is analysed 
next. The results of Figure 4-9 are added into the programming code so that the 
microcontroller can alternate between the converters of the preliminary design automatically 
as the source voltage varies. The output voltage is also measured by the controller and adjusts 
the duty cycle automatically to regulate the output voltage to around 15V. 
 
4.5.2.1 Theory of operation for rectified AC input 
A common varying voltage source is a rectified sinusoidal AC voltage. Since the converter is 
required to accommodate a wide variance in DC-source voltage, the effects of feeding the 
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converter with a rectified AC voltage source is also possible. By sensing the source voltage 
and setting certain thresholds, the converter can be controlled to switch between the 
converters of the preliminary design under load at these predetermined thresholds and the 
output voltage waveform will be modified. These predetermined thresholds are indicated in 
Figure 4-9. This is explained with the following figures: 
 
 
Figure 4-10: Rectified AC voltage indicating predetermined thresholds 
 
The rectified AC source voltage is measured by the controller and fixed thresholds are set. 
The converter will activate the step-up winding ratio while the measured source voltage is 
between  and	. When the measured source voltage is between  and	, the second 
winding ratio of one-one is activated. Finally when the source voltage is between  and	 
the step down winding ratio is activated. In doing so, the output voltage is manipulated 
yielding the following voltage waveform at the load as shown in Figure 4-11. 
 
 
 
Figure 4-11: Alternating winding ratios at pre-set threshold voltages 
 
The implementation of feedback and a control loop allows the peaks of the waveform shown 
in Figure 4-11 to be regulated. These peaks can be smoothed out by controlling the duty cycle 
of the converter. This will then resemble a trapezoidal waveform as shown in Figure 4-12.  
STEP-UP 
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Figure 4-12: Smoothed peaks using duty cycle control to obtain trapezoidal output waveform 
 
The output voltage waveform can then be made DC with only output capacitance and no 
source bus capacitance at the initial rectification stage as with normal DC-DC converters. The 
amount of capacitance required at the output is much less that what would normally be 
required after rectification at the source. The reason that the required capacitance at the 
output is less, can be analysed through the basic bus capacitor design equation of 
 
    	 
∆
∆  
  ∆∆  
 
 
 
Figure 4-13: Standard Rectified AC voltage source indicating ∆ for bus capacitor design 
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Thus with a reduction in	Δt, and assuming the same current is drawn and for the same voltage 
ripple, the required capacitance is effectively reduced. Thus the overall amount of 
capacitance required for the converter is reduced. 
 
 
Figure 4-14: Modified output voltage source indicating minimisation in ∆ 
 
This concept essentially reshapes the output voltage which implies that it will also shape the 
current waveform that is drawn from the source. Thus the converters effects of the waveform 
reshaping on the power quality are also analysed later in this thesis. 
 
4.5.2.2 Rectified AC input results: 
The expected results of supplying the preliminary converter with a rectified AC voltage have 
been discussed. Figure 4-15 and Figure 4-16 are captured oscilloscope waveforms of the 
converter indicating the microcontroller outputs activating the different power supplies while 
measuring the rectified AC source voltage.  
 
 
Figure 4-15: Captured waveform indicating the reference rectified AC voltage and the PWM driver 
outputs for each converter of the preliminary design 
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In Figure 4-15, the signal labelled PWM1 is the high frequency driver output for the step-up 
converter. Similarly, PWM2 is the driver outputs for the one-one converter and PWM3 for 
the step-down converter. 
 
 
Figure 4-16: Captured waveforms indicating the drain switching of each of the converters of the 
preliminary design 
 
The outputs of each of the converters are then paralleled, through diodes, at the load with no 
output capacitance. The unregulated output voltage of the preliminary design is shown in 
Figure 4-17. Figure 4-17 resembles the expected waveform as discussed with Figure 4-12.  
 
 
Figure 4-17: Unregulated output load voltage of the converter 
 
Figure 4-18 indicates the resemblance of the actual unregulated output voltage and the 
expected unregulated output voltage of the preliminary design. 
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Figure 4-18: Correlation between actual captured waveform and theoretical output waveform of 
preliminary design 
 
The feedback is then implemented to smooth out the peaks as discussed earlier. The regulated 
output voltage of the preliminary design is shown in Figure 4-19. The trapezoidal wave shape 
is clearly achieved. Using the results of Figure 4-19, an output capacitor can be designed to 
maintain a DC voltage. 
 
 
Figure 4-19: Regulated output load voltage of the converter 
 
These results are sufficient to continue with the new three phase arm converter design and 
investigation into primary tapped transformers. 
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4.6 Conclusion: 
Normally with a single winding ratio, the duty cycle would be controlled to regulate the 
output voltage, but the converter will be limited in duty cycle. For instance, if a full-bridge 
converter is used, and the duty cycle is at its maximum of 50% for a low source voltage, if 
the source voltage is decreased more, the output voltage will no longer be sustained. In order 
to be able to sustain the output voltage another converter would have to be used. This concept 
was implemented for the preliminary design.  
 
The efficiency of the individual power supplies in the converter at the low duty cycle range is 
low and is a common phenomenon in most converters. The preliminary converter design does 
not need to operate at these low duty cycles in order to sustain the output voltage which 
means that this converter has the potential to operate at a higher efficiency over a wide 
variance in source voltage (which can only be done by optimising the design of which is not 
considered in this thesis). 
 
The preliminary converter thus meets the requirements of sustaining a constant output DC 
voltage for a wide variance in source voltage as well as reducing the overall bus capacitance 
required. The output capacitance of the converter is comparably less than what is required for 
a standard rectified AC voltage waveform. This is due to the reduction in the time interval the 
output capacitance must sustain the output voltage. The effect on the source voltage and 
current and hence the source power quality of this converter should be analysed.  
 
The preliminary design yields results which can be expected from a high frequency primary 
tap changing transformer and the three phase arm converter discussed earlier. The overall 
component count of the preliminary design is high which will influence the potential cost of 
the converter. The three phase arm converter is expected to yield the same results as the 
preliminary design, but with fewer switches, drivers and by only implementing a single 
primary tap changing transformer instead of the three converters like the preliminary design. 
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5 Chapter 5: Novel three phase arm converter design 
The preliminary converter design yielded experimental results that can be expected of the 
three phase arm converter design. These experimental results of the preliminary design met 
the requirements. The results of the preliminary converter will form a background to which 
the new three phase arm converter prototype can be measured and compared. The goal is to 
achieve the same characteristics with fewer switches, drivers and with a single transformer. 
Figure 5-1 indicates the three phase arm topology layout discussed earlier.  
 
 
Figure 5-1: Novel three phase arm topology design 
 
Although a low power prototype shall be constructed and analysed, the design investigated is 
intended for high power applications. The purpose of the design is to prove through 
construction and experimentation the versatility of the new three phase arm converter 
topology and primary tapped transformers in high power isolated converters.  
 
5.1 Control method for new three phase arm converter design 
The table indicating the active switches to achieve the three winding ratios is again shown in 
Table 5-1 where the switches refer to Figure 5-1.  
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Table 5-1: Recap of which switches should be active in order to achieve the three winding ratios with the 
three phase arm topology 
Switches S1 S2 S3 S4 S5 S6 S7 S8 
N1:N3 1 1 1 1 0 0 1 0 
N2:N3 0 0 1 1 1 1 0 1 
N1+N2:N4 1 1 0 0 1 1 1 1 
 
To physically perform the PWM switching with a microcontroller and MOSFET drivers is 
more complex. The PWM switching strategy or scheme for the three phase arm topology is 
described in detail and the logic is described using Figure 5-2 where the components are 
labelled. A complete schematic diagram of the circuit can is included in Appendix D. 
 
In Figure 5-2 the  is the high side input and 	 is the high side output drive signal of 
the IR2113 [43]. Similarly 	 and 	 refer to the low side input and output respectively. 
The SD pin of the IR2113 is the shut-down pin of the driver and if set high, the driver outputs 
are disabled. The dsPIC is a dsPIC30F2020 [44] programmable microcontroller chosen for 
this application because of its number of PWM outputs. The TLP250 [45] is an optically 
isolated MOSFET driver. 
 
 
Figure 5-2: Converter topology showing simplified controller outputs and MOSFET driver outputs 
 
The logic is best described by starting at the microcontroller (labelled as “dsPIC”) and how it 
is required to operate. The microcontroller, by default, sets all the PWMxL (low side PWM 
outputs) in phase, but out of phase with all the PWMxH (high side PWM outputs).  
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In order to achieve full bridge switching with two IR2113 drivers and the dsPIC, one set of 
PWM outputs has to be connected in reverse to the IR2113 driver. For instance the PWM2L 
is the low side output of the dsPIC and must be connected to 	which the high side is input 
of the IR2113. Similarly PWM2H is connected to	.. This will achieve the diagonal 
switching required for symmetrical full bridge PWM switching. This is done in Figure 5-2 
with the PWM2x output signals of the dsPIC. This will allow for the outer phase arms to 
perform full bridge PWM switching with the centre phase arm, achieving two of the winding 
ratios, namely N1:N3 and N2:N3.  
 
To get the outer phase arms to perform full bridge switching with each other to yield a third 
winding ratio of N1+N2:N3 is more complex. This is done by connecting one PWMxH to a 
Lin input, but the PWMxH of the dsPIC in the outer phase arms are already connected to the 
corresponding 	 pins of the IR2113 drivers. Thus diodes are placed in series (D1, D2, D3 
and D4 in Figure 5-2) and the shut-down pins (SD1 and SD2) of the drivers are utilised. 
When the shut-down pins are set high, the outputs of the driver are disabled. This is crucial 
for the control of this topology. The switching strategy is shown in Table 5-2 and corresponds 
with Figure 5-2. 
 
Table 5-2: Active microcontroller outputs to achieve the relative winding ratios for the three phase arm 
topology switching 
Ratio PWM1L PWM1H PWM2L PWM2H PWM3L PWM3H SD1 SD2 S7 S8 
N1:N3 1 1 1 1 0 0 0 1 1 0 
N2:N3 0 0 1 1 1 1 1 0 0 1 
N1+N2:N3 0 0 0 0 1 1 0 0 1 1 
 
In this manner, all three winding ratios are achieved without short circuiting the source. The 
microcontroller is programmed with the logic flow chart as indicated in Figure 5-3. The 
complete microcontroller code can be found in Appendix A.  
 
In Figure 5-3, PWM1 refers to the PWM outputs for the phase arm with switches S1 and S2 
of Figure 5-2 of the three phase arm design. Similarly, PWM2 refers to the PWM outputs for 
switches S3 and PWM3 to the PWM outputs for switches S5 and S6 in the third phase arm. 
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Sample source 
voltage A2D 
Is  
Source voltage between  
0V-0.1V 
All outputs off 
PWM1 ON 
PWM2 ON 
PWM3 OFF 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
Is 
Source voltage between  
0.1V-17V 
Increase Duty cycle 
Is 
Source voltage between  
17V-34V 
Is 
Source voltage between  
34V-50V 
PWM1 OFF 
PWM2 ON 
PWM3 ON 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
PWM1 OFF 
PWM2 OFF 
PWM3 ON 
Sample output 
voltage A2D 
Is 
Output voltage above 
15V 
Decrease  
Duty cycle 
Increase Duty cycle 
Increase Duty cycle 
Figure 5-3: Final design code flowchart 
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The three phase arm design implements the same isolated feedback and proportional control 
system that was used for the preliminary converter design since it proved adequate for 
regulating the output. 
 
5.2 Transformer design for three phase arm converter prototype 
The same transformer design parameters apply for this converter as for the preliminary 
converter design, since the same transformer core is utilised. The winding ratios are kept the 
same as well as the power rating and voltages so as to form consistency in the results so they 
are compared fairly. The winding ratios for the design are step-up for the 17V (1:2), one-one 
for the 34V (1:1) and step down for the 50V (3:2). 
 
The common specifications are: 
 
	
 	= 	0.2  = 4/ = 4 × 10/ 
 = 49 × 10  = 55 × 10  = 50 × 10 
	
 	= 	3 
 	= 150Ω  = 4			  
 = window	factor = 0.5 
η = 85% 
 
Since the switching principle is similar to that of a full bridge converter, the efficiency for the 
design purposes is again assumed to be 85%. The bi-directional switches S7 and S8 in Figure 
5-2 will also have switching losses. This will influence the converter to have a lower overall 
efficiency since at least one extra switch is used and two at most per cycle. Since the same 
frequency is used as that of the preliminary design, the same wire thickness specifications 
apply as discussed earlier. The primary tapped transformer winding configuration is shown in 
Figure 5-4 and will be referred to for the design. 
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Figure 5-4: Primary tapped transformer winding configuration for three phase arm converter 
 
The converter is designed to accommodate a wide variance in source voltage. Therefore each 
primary tap is designed for a different source voltage range. The required winding ratios are 
N1:N3, N2:N3 and N1+N2:N3. The output voltage is again chosen to be 15V. The ratios are 
selected as 1:2 for the N1:N3 step-up winding ratio, 2:2 for the one-one N2:N3 winding ratio 
and the third winding ratio then becomes 3:2 for the step-down ratio of N1+N2:N3. 
 
The three maximum source voltages that the primary windings are designed for are chosen 
as: 
	
_  17 
	
_  34 
	
_  50 
These source voltage ranges are selected to be a few volts over the actual required maximum 
source voltage range. The reason for this is so that there is overlap between the source 
voltage ranges for each primary tap similar to what was seen for each of the converters of the 
preliminary design. 
 
5.2.1 Step-up winding ratio design: 
 
	
_  	
_4 
17
40.249  1050  10  8.673 	 9	!"#$ 
%	
_  &'  	
_ 
3
0.85  17  208( 
 
Thus the required number of strands for the primary step-up winding tap is: 
 
	
__#
  1	$")# 
	
_ 
	
_ 
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5.2.2 One-one winding ratio design: 
 
)_ = 34
4 = 344(0.2)(49 × 10)(50 × 10) = 17.347 ≈ 18	* 
_ = 3+ × _ = 30.85 × 34 = 104 
 
Thus the required number of strands for the primary one to one winding tap is: 
 
)__#
 = 1	* 
 
5.2.3 Step-down winding ratio design: 
 
)_ = )_ + )_ = 27	* 
_ = + × ,_+_- =
3
0.85 × '17 + 34( = 70 
 
This current is less than the calculated currents for the other winding ratios. Since this 
winding is the sum of windings	)_	*	)_, the number of strands is sufficient. 
 
The secondary voltage of the transformer is 15V and the output power is 3W, the secondary 
current will be 
 = _ = 315 = 200 
 
The number of required strands for the secondary of the primary tapped transformer will be 
 
) 	_#
 = 1	* 
 
The secondary number of turns will be equal to primary number of turns for the one-one 
ratio. 
) = )_ = 18* 
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Each of the number of turns is a factor of 9, thus the windings can be wound as a bifilar 
winding to reduce the leakage inductance.  
 
5.3 PCB design of final three phase arm converter: 
The prototype of the new three phase arm converter is first constructed on breadboard as 
shown in Figure 5-5. The programmed microcontroller and the primary tapped transformer 
are implemented. The circuit was initially constructed on breadboard to prove the switching 
scheme concept and for preliminary testing. 
 
 
Figure 5-5: Three phase arm converter prototype on breadboard 
 
The layout inductance of the breadboard circuit is inevitably high. The design was then 
transferred to PCB (as was done with the preliminary design) to form a stable platform for 
consistency in measurements. The PCB was designed with ground and power copper planes 
as well as voltage measurement terminals and current loops for measurement with a current 
probe. The same probes were used with the EMI ferrite suppression cores attached to the 
leads. The schematic and PCB layout diagrams can be found in Appendix B. The fully 
populated and operational PCB of the three phase arm converter is shown in Figure 5-6. 
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Figure 5-6: Three phase arm converter prototype on PCB 
 
5.4 Experimental results of three phase arm topology converter 
prototype: 
5.4.1 Analysis of variable DC voltage input results: 
The three phase arm converter was characterised in the same manner as was done for the 
preliminary converter. The DC source voltage and the duty cycle were varied manually in 
order to maintain a constant DC output voltage of 15V DC at the load. In this manner, the 
optimum source voltage values of when to switch between the primary winding taps are 
determined. 
 
The efficiency vs. duty cycle comparison of the three phase arm converter is indicated in 
Figure 5-7. Each curve represents a different primary tap of the high frequency primary 
tapped converter. As observed previously, the converter efficiency is again relatively low at 
low duty cycles. The efficiency vs. duty cycle plot of the three phase arm converter is similar 
to the efficiency vs. duty cycle of the preliminary design. 
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Figure 5-7: Efficiency vs. Duty cycle comparison for each primary winding tap of the three phase arm 
converter prototype 
 
Once the efficiency vs. duty cycle is analysed for the three phase arm converter, the power 
efficiency (efficiency) is plotted against the source voltage as shown in Figure 5-8. 
 
 
Figure 5-8: Power efficiency vs. Source voltage comparison for each primary winding tap of the three 
phase arm converter prototype 
 
Each curve of Figure 5-8 represents a different primary winding tap. The power efficiency vs. 
source voltage plot of the three phase arm converter is again similar to the power efficiency 
vs. source voltage plot of the preliminary design. This means that they will have similar 
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characteristics and can thus be compared. Figure 5-8 indicates at which source voltages the 
controller should switch between primary taps of the high frequency converter. The curves of 
each of the winding taps source voltage range overlap. The vertical lines labelled B and C in 
Figure 5-8 indicate at which source voltage the controller should switch between primary 
winding taps.  
 
Therefore considering Figure 5-8, the controller should switch from the step-up winding tap 
to the one-one winding tap at a source voltage of 19V, and again from one-one converter to 
step-down converter at a source voltage of 27V. The vertical lines labelled A and D show that 
the output voltage can be sustained for a wide variance in the source voltage. This variance in 
source voltage is approximately 40V. Figure 5-8 indicates that none of the individual 
converters can sustain the output voltage for such a wide variance in the source voltage. 
Figure 5-8 also indicates that the novel topology design can sustain the output voltage for a 
minimum efficiency of around 51% as indicated by the horizontal line labelled E.  
 
The efficiency was suspected to be low because of the number of active switches per cycle of 
the three phase arm converter is more than the number of active switches in the preliminary 
design. Thus there are more switching losses per cycle which reduces the efficiency. 
 
5.4.2 Analysis of rectified AC voltage input results: 
It has been shown that the three phase arm design can maintain a constant DC output voltage 
for a wide variance in source voltage. The effects of placing a rectified AC voltage on the 
input of the three phase arm converter will be analysed and the same results that were 
discussed and observed with the preliminary design are expected.  
 
The results of Figure 5-8 are programmed into the microcontroller so that the converter 
alternates between primary winding taps automatically as the source voltage varies. The 
controller measures the output voltage and adjusts the duty cycle automatically to regulate the 
output voltage to around 15V. 
 
The measured rectified AC source voltage is shown in Figure 5-9 as well as the high 
frequency PWM switching of the driver outputs. The switching between the primary winding 
taps of the three phase arm converter is also indicated. 
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Figure 5-9: Captured waveform indicating the reference rectified AC voltage and the PWM driver 
outputs for each primary winding 
 
In Figure 5-9, the signal labelled PWM 1 is the driver signal for the switches S1 and S2 of the 
three phase arm converter in Figure 5-1. Similarly the PWM 2 is the driver signal for the 
switches S3 and S4, and PWM 3 for switches S5 and S6 in Figure 5-1. The measured drain 
voltages of the three phase arms showing the change between the primary tap winding ratios 
is indicated in Figure 5-10. 
 
 
Figure 5-10: Captured waveforms indicating the reference rectified AC voltage and the drain voltages for 
each primary winding 
 
The captured driver signal waveform of the bi-directional switches S7 and S8 of Figure 5-1 is 
shown in Figure 5-11. The driving signals of these bi-directional switches also swing 
negative to ensure these switches turn off properly. 
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Chapter 5: Novel three phase arm converter design 
__________________________________________________________________________________________ 
                                                                                                                                                                                                   Chapter 5, page 59 
 
 
 
Figure 5-11: Captured waveform indicating measured source voltage and switching waveform of the bi-
directional switches S7 and S8 
 
The unregulated output voltage and current of the three phase arm converter is shown in 
Figure 5-12. The automatic switching between the different primary winding ratios is clearly 
seen in the jagged peaks of the waveform.  
 
 
Figure 5-12: Unregulated output voltage and current waveforms of three phase arm converter with no 
output capacitance 
 
Figure 5-12 correlates with the expected results discussed with the preliminary converter 
design. The regulated output voltage and current with no output capacitance added is 
indicated in Figure 5-13. This resembles the trapezoidal output waveform as was observed 
with the preliminary design.  
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Figure 5-13: Regulated output voltage and current waveforms of three phase arm converter with no 
output capacitance 
 
Using the results of the regulated output voltage of Figure 5-13, a DC bus capacitor for the 
output can be designed. The captured waveform indicated in Figure 5-14 displays the time 
interval from which an output DC bus capacitor is designed for a 1.5V ripple (10% of the 
15V output). The output capacitor for the new converter is designed with the parameters from 
the waveforms captured in Figure 5-13 and Figure 5-14: 
 
 
Figure 5-14: Regulated output waveform indicating time for output DC capacitor design 
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The peak value of the current is 130mA, the voltage ripple is 1.6V and the time for which the 
capacitor must maintain this output voltage is 2.1ms as measured with the captured waveform 
in Figure 5-14. Therefore the output capacitor is designed and the required capacitance is: 
 
  182*+ 
 
Thus the capacitor used is a	  220*+	@	25. The output voltage and current waveforms 
with the capacitor placed in the circuit is shown in Figure 3-16. 
 
Figure 5-15: regulated output voltage with output capacitor 
In order to make a comparison, and show that the capacitance is in fact reduced (compared to 
a standard rectifier and capacitor setup typically used in DC-DC converters which are 
powered from an AC source), a capacitor is designed for a 15V peak rectified AC voltage 
with the same load connected. Thus the parameters remain the same. The waveforms of a 
rectified AC voltage and current waveform with a 15V peak with the same load is shown in 
Figure 5-16.  
 
Figure 5-16: Regular rectified AC voltage source for capacitor design 
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The time for which the output capacitor must maintain the output DC voltage with a 10% 
ripple is shown in Figure 5-17. This time interval is longer than for the trapezoidal waveform 
of the three phase arm converter in Figure 5-14.  
 
 
Figure 5-17: Regular AC voltage source indicating time for capacitor design 
 
  0.130 7.8  10

1.5  693*+ 
 
Thus two capacitors are used in parallel,   470*+	)#	220*+	@	25. The output voltage 
with the ripple as well as the source current is indicated in Figure 5-18. 
 
Figure 5-18: Rectified AC voltage source with capacitor on output 
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Thus the required capacitance is effectively reduced when compared to a rectified AC voltage 
waveform. A fair comparison can be done by analysing the relative energy that the 
capacitances are required to store. This is calculated with 
 
 = 1
2

 
 
Where			is the stored energy in the capacitor and 
 is the capacitance and  is the voltage 
 
The capacitance for the rectified AC voltage of Figure 5-17 is much larger therefore the 
energy that the capacitor is required to store is also much larger. The output voltage is kept 
the same for both the basic rectifier and the trapezoidal output waveform of Figure 5-14. This 
means that the required bus capacitance is effectively reduced with the three phase arm 
converter. 
 
5.5 Conclusion: 
The experimental results obtained with the three phase arm converter are very similar to those 
recorded with the preliminary converter design. The converters are thus comparable. The 
three phase arm converter achieves the same objectives as the preliminary design, but fewer 
switches, drivers and only one transformer core is used. The control and hardware 
configuration is more complex than the preliminary converter design. The objective of 
maintaining a constant DC output voltage for a wide variance in source voltage is achieved. 
The required bus capacitance is also less when compared to the bus capacitance required for a 
basic full bridge rectified AC voltage. 
 
This converter thus meets the requirements of sustaining a constant output DC voltage for a 
wide variance in source voltage as well as reducing the overall required capacitance. This is 
mainly due to the reduction in the time interval the output bus capacitance must sustain the 
output voltage. The fact that the output voltage is manipulated means that the power quality 
of the converter will be affected. The effect on the source power quality of this converter is 
analysed in the next chapter.  
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6 Chapter 6: Power quality analysis  
The previous chapter discussed the implementation of a primary tap changing transformer 
into a new three phase arm topology which can be used to maintain a constant output DC 
voltage for a wide variance in source voltage. The effect of placing an AC voltage source on 
the input of the three phase arm converter was also analysed. It is suspected that the power 
quality of the AC voltage source would be affected by the converter.  
 
An important aspect which is becoming a concern with modern power supplies is power 
factor and total harmonic distortion (THD). These factors influence the quality of the actual 
power delivered to the load. Power system applications normally implement capacitor banks 
or synchronous machine installations to improve the power factor, but it is not as simple for 
non-sinusoidal systems (when current and/or voltage are non-sinusoidal). Power electronic 
converters powered from an AC voltage source are typical example of non-sinusoidal 
systems.  
 
This chapter discusses a brief analysis of the power quality of the three phase arm converter. 
The power quality of the three phase arm converter is compared to that of a basic bridge 
rectifier and capacitor AC-DC stage commonly used for DC-DC converters. Several methods 
and devices of measuring the power quality of the setups are considered. A brief literature 
study into the power quality theory for non-sinusoidal systems is discussed next. 
 
6.1 Power quality theory: 
The power quality of any converter powered from an AC voltage source should be analysed 
and possibly improved. The power quality of the input of a converter shall be analysed. For 
the purpose of this thesis, the three aspects which are analysed are the power factor (PF), the 
fundamental power factor () and the total harmonic distortion (THD) of the source 
current. The total harmonic distortion of the source voltage is assumed to be negligible 
compared to that of the source current and is thus not considered. There are many other 
factors that affect the power quality of a converter, but these three are identified to have the 
most crucial effects as opposed to the other factors. The source impedance also plays a 
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considerable part in the power quality, but for the purpose of the calculations of the 
prototype, the source voltage will be assumed to be relatively ideal.  
 
In general, converters powered from an AC voltage source resemble the following steps as 
indicated in Figure 6-1.  
 
Figure 6-1: Block diagram for general DC-DC converter powered from an AC voltage source 
 
The AC voltage source is normally rectified and then a bulk capacitance is placed directly 
after the rectifier to form a stiff DC bus before it is fed into the power electronic converter. 
This AC-DC rectifier and capacitor stage force a non-sinusoidal current to be drawn from the 
source which influences the power factor and the THD.  
 
In order to improve the power quality of a converter, another converter is normally used as an 
intermediate step between the source and the power converter. A thorough investigation into 
AC-DC converter topologies conventionally used for power factor correction can be found in 
[33]. These converters essentially improve the power quality because they improve the power 
factor. This power factor correction (PFC) converter stage is shown in Figure 6-2. Several 
isolated DC-DC converters can improve the power factor for such conditions, a thorough 
analysis of these has been done in [33] and [46]. 
 
 
Figure 6-2: Block diagram of general DC-DC converter powered from AC voltage source with PFC 
converter stage 
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Although there are many methods to improve power quality, only an analysis of the power 
quality of the converter is required for this thesis. Possible power quality improvement of the 
new three phase arm converter shall be left for future investigation.  
 
6.2 Methods of determining and measuring PF and THD 
It is important to first understand power factor and the different types before correctly 
investigating the power factor of the design. An investigation into determining the power 
components of non-linear systems is found in [47].  
 
6.2.1 Power components and definitions 
There are many variations of the definitions when referring to power quality components. 
The definitions used in this thesis are according to the IEEE 1459 standard [48]. A brief 
investigation into determining power factor and harmonic distortion is discussed. Figure 6-3 
indicates the power triangle showing the apparent power, active power and reactive power 
components for the first quadrant. 
 
 
Figure 6-3: Power triangle diagram indicating real, imaginary and apparent power as found in [48]. 
 
The apparent power is defined as: 
 
-  & . /0  % 
 
 
S 
 
 
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Where S is the apparent power (VA), P is the real power (W) and Q is the reactive power 
(VAR). This equation can be rewritten in polar form: 
 
/ = |/|∠1 = |/|!" 
 
Where: |/| = " + 2								*						1 = * 3#
$
4 
 
Power factor () is defined as: 
 
 = 5	*	 = / =  
 
At the fundamental frequency: 
 / = 61 
 
Hence the definition for the fundamental power factor () is: 
 
 = 61 
 
The fundamental power factor is essentially the phase shift (1 is the angle between the 
voltage and current) between the voltage and current at the fundamental frequency. Therefore 
fundamental power factor () of a source is only the power factor of the source at the 
fundamental frequency [48]. Thus the term power factor considers all harmonics.  
 
6.2.2 Relationship between PF, THD and	: 
If the current that is drawn from the source is a non-sinusoidal current, but the voltage is 
sinusoidal (ignoring source impedance effects). The expression for the THD (Total Harmonic 
Distortion) is found in [48], where the THD of the current waveform is defined as: 
 
|7%| = 89 :

− 1 
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Where: 	is the total input or source current, 		is the fundamental current component 
This can also be expressed as: 
  = 1"1 + 7% 
 
In conditions where the total harmonic distortion of the source voltage is less than 5% and the 
total harmonic distortion of the source current is greater than 40%, it is suggested in [48] that 
the definition for power factor can be: 
 
 ≈ 1"1 + 7%  
 
Thus the power factor, fundamental power factor and source current THD has been defined. 
Numerical methods are also possible for determining these quantities. 
 
6.2.3 Power quality measurement equipment: 
Three sets of measurement apparatus are used which can measure the power quality. The user 
manuals or a relative section of the user manual of each device is included in Appendix C. 
The accuracy of these devices is essentially determined by the errors in the current transducer 
or shunt used to measure the current, and the percentage tolerance of the voltage divider used 
to measure the voltage. 
 
6.2.3.1 Erich Marek power meter 
This is a fairly old measurement device and is shown in Figure 6-4. The Erich Marek uses a 
thermal method or technique to measure the current and voltage. This thermal conversion 
method is suspected to yield the most accurate results. The Erich Marek is connected to the 
voltage and relative current to be measured. This device can measure waveforms accurately 
up to 1500Hz. The device measures the effective voltage, effective current as well as the 
active power of the measured quantities. The power factor is then determined from: 
 =  
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Figure 6-4: Erich Marek power meter 
 
6.2.3.2 YOKOGAWA 2533 Digital power meter 
This measurement apparatus measures the voltage and current. The YOKOGAWA 2533 is 
shown in Figure 6-5. Unlike the thermal method of the Erich Marek, the YOKOGAWA 
digitises the measured quantities.  
 
The YOKOGAWA directly displays the voltage (V), current (I), reactive power (VAR), the 
apparent power (VA), the active power (W) as well as the power factor (PF) of the measured 
quantities. The YOKOGAWA has a wide frequency operating range from 10Hz to 20 kHz. 
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Figure 6-5: YOKOGAWA 2533 digital power meter 
 
6.2.3.3 FLUKE 41B Power Harmonic Analyser 
The FLUKE also measures the voltage and current. The connection diagram of the Fluke 41B 
is shown in Figure 6-6. Similar to the YOKOGAWA, the quantities are again digitised, but 
the FLUKE has an operating range up to 2 kHz. This device is capable of displaying the 
THD, RMS and average of the measured current and voltage independently. It also displays 
the reactive power (VAR), apparent power (VA), active power (W), power factor (PF) and 
fundamental power factor (&+) directly. 
 
 
Figure 6-6: Single phase measurement connections for Fluke 41B Power Harmonic Analyser as found in 
the user manual 
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6.2.4 Numerical analysis using Discrete Fourier Transform (DFT): 
The power factor can be mathematically calculated since the source voltage is a 50Hz 
sinusoid. The current waveform can be captured with an oscilloscope and exported into 
software such as MS Excel or MATLAB which can process a large number of repetitive 
calculations. The captured waveform is digitised into a set of values and stored into a spread 
sheet. The Discrete Fourier Transform (DFT) is then applied to each value in the spread sheet 
and the waveform is analysed. The fundamental power factor can then be numerically 
calculated. 
 
The fundamental power factor is mathematically calculated with the discrete Fourier 
transform as found in [49]: 
 
;& = <='&(
(
)*
				 = 1,2, … … ,) 
) = *. 	5	*	 = ℎ*	6	6	 
 
Applying Euler’s theorem of ±! = 6 ± >	*	5		*	ℎ	55	*?		*: 
 
;& = <= cos 92%*) : − >= sin 92%*) :
(
)*
										 ;  = 1,2, … … ,) 
;& = <= cos 92%*) : − >< = sin 92%*) :
(
)*
(
)*
										 ;  = 1,2, … … ,) 
 
Substituting the following, 
 
& = <= cos 92%*) : 						*							@& = −
(
)*
<= sin 92%*) :
(
)*
					 ;  = 1,2, … … ,) 
 
Results in: 
 
;& = & + >@&										;  = 1,2, … … ,) 
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The components are determined discretely and then summed to yield a discrete result for the 
waveform. The polar co-ordinates of 1	are: 
 
1  ) . /2  |1|∠5 
|1|  6) . 2												5  )# 78 2)9 
 
The fundamental power factor is determined by solving these discrete equations for the 
harmonic factor	:  1 (which is 50Hz, a period of 0.02 seconds), then the fundamental 
power factor is 
 
&+  ;<$5 
 
The THD can be determined with MATLAB Simulink powergui toolbox. The discrete 
equations could be solved for a number of harmonic samples of	:  1,2, …… ,, but will not 
be considered for this application since the THD results from the MATLAB Simulink 
powergui toolbox are sufficient. The power factor can be determined since the THD of the 
source current as well as the fundamental power factor is known. 
 
6.2.5 Measuring THD with MATLAB: 
A simple case of the basic rectifier and capacitor scenario is simulated in MATLAB Simulink 
and shown in Figure 6-7 (Note: an ESR as well as an ESL is simulated for the capacitor).  
 
Figure 6-7: Simulation schematic of basic rectifier bridge with DC bus capacitance and resistive load 
SIMULINK 
powergui 
TOOLBOX 
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The circuit of Figure 6-7 is simulated and the waveforms of the source voltage and source 
current are shown in Figure 6-8. Thus even with just a resistive load, the voltage is 
sinusoidal, but the current drawn from the source is non-sinusoidal. This is because current 
will only be drawn from the source once the capacitor voltage is below the rectified source 
voltage, resulting in this highly non-sinusoidal current waveform shown in Figure 6-8. 
 
 
Figure 6-8: Simulated source voltage and current of basic rectifier bridge with DC bus capacitance and 
resistive load 
 
The AC source current waveform in Figure 6-8 indicates that there is a considerable amount 
of THD in the current and hence, a reduction in power factor. The THD of the current 
waveform is indicated in Figure 6-9 which is observed through the FFT analysis option of the 
powergui tool in Simulink.  
SOURCE 
VOLTAGE 
SOURCE 
CURRENT 
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Figure 6-9: FFT analysis of the current peaks caused by rectification and bus capacitance 
 
The THD of the current waveform of Figure 6-8 is measured to have a THD of 65%, as 
shown in Figure 6-9. Figure 6-9 is simply an example showing the use of the powergui FFT 
analysis tool in MATLAB Simulink. It is important to select the correct FFT window. The 
FFT window must contain one complete period of the waveform on which FFT analysis is to 
be performed [49]. If the FFT window is not selected correctly the results are meaningless. 
This is because all relevant data can be displayed in a single period. If the chosen window is 
less than one full period, then valuable data could be ignored or lost. If the selected window 
contains more than one full period, then the resolution of the digital computation might not be 
as accurate, or the software might assume that the selected waveform (which is more than one 
period) is one complete period, and will again yield inaccurate results. 
 
6.3 Experimental procedure: 
Considering the three phase arm converter topology prototype, the output voltage and hence 
the output current is manipulated which reshapes the source current waveform. Utilising this 
information, the converters power factor, fundamental power factor and THD of the source 
current is analysed. The winding ratios of the primary tapped transformer discussed were a 
step-up ratio, a step down ratio and a one to one ratio. The power factor and THD for the 
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application where only one winding option is utilised (for instance a primary tap transformer, 
but all taps are step-up winding ratios) with different winding ratios, is also analysed.  
 
The power quality analysis of the three phase arm converter is compared to a standard 
rectifier setup as shown in Figure 6-7. This standard rectifier setup is typically how DC-DC 
converters are powered from an AC source. In order to make a meaningful comparison when 
analysing the power quality, (as stated previously) only three aspects are compared, namely: 
 
• Fundamental power factor (power factor of the fundamental frequency also known as 
displacement power factor) 
 
• THD of the source current (considers other frequency components in the waveform 
which do not transfer active power) 
 
• Power factor (takes into account the fundamental power factor as well as the power 
factor of the harmonics) 
 
A standard voltage source which is rectified and made DC with bulk DC capacitance 
typically draws the current peaks as indicated in Figure 6-8. These source current peaks 
contain a large THD. To determine whether the source current THD of the three phase arm 
converter is comparable, the voltage will be assumed to be sinusoidal and three cases of 
current waveforms are considered. 
 
Case A: A standard sinusoidal current waveform in phase with the sinusoidal voltage: 
This simulates an ideal case where PF = 1. The THD of this case is zero, which is the 
ideal result to which the other results can be compared. Any results which resemble 
this result best would be the better option. In order to achieve an ideal sinusoidal 
voltage and sinusoidal current, the waveforms are simulated. This is because no ideal 
source exists 
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Case B: An AC current peak: 
This is the current drawn from a rectified AC voltage source with a bus capacitor and 
a resistive load (similar to what was done in Figure 6-8). To yield more comparable 
results, this will physically be constructed and measured, not simulated. 
 
Case C: The current waveform drawn from the AC source with the three phase arm converter 
at full regulation of the output voltage: 
 
Within these measurements, three scenarios will be considered: 
 
1. Primary tapped transformer with all taps being step-up winding ratios. 
2. Primary tapped transformer with a mixed winding ratio of winding taps, thus 
step-up, one-one and step-down. This will be the original transformer designed 
earlier. 
3. Primary tapped transformer with all taps being step-down winding ratios. 
 
The actual experimental waveforms from these cases discussed above shall be imported into 
MATLAB Simulink after which the THD of the source current is observed using the FFT 
analysis option of the powergui tool in the SimPower Systems toolbox.  
 
For consistency, the same load is used and the same regulated output voltage is maintained 
during the capturing for all the results. The results are then taken with the four different 
measurement methods described earlier. This means that the Erich Marek results, the 
YOKOGAWA results, the FLUKE 41B results as well as the numerical analysis results are 
compared. The numerical analysis is conducted using the equations and procedure discussed. 
The captured waveforms are exported into MS Excell where the DFT is applied to them to 
determine the fundamental power factor. For the numerical analysis, the voltage is assumed 
to be sinusoidal. 
 
The same test setup is used for all measurement setups. Maintaining consistency in the 
conditions for the measurements ensures the results being compared are in fact meaningful 
and fair. The idea of using several methods is not to determine which method is more 
accurate, but rather to identify a recurring pattern with the different setups with the different 
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measurement methods. In this way the results can be analysed and a meaningful conclusion 
can be made. 
 
6.4 Experimental results: 
The same experimental procedure is repeated for each of the cases after which the results are 
summarised and compared. The results calculated in this section are only for the numerical 
analysis using MATLAB Simulink (for THD) and the DFT (Discrete Fourier Transform to 
determine	&+). The Erich Marek power meter, the Fluke 41B and YOKOGAWA simply 
display the results and trivial or no calculations are required. The results are then summarised 
and compared. 
 
6.4.1 Case A: Ideal current setup 
Since Case A is the ideal scenario, the circuit shall be simulated. If the circuit is constructed, 
real factors (such as source impedance) will influence the measurement and ‘ideal’ results 
will not be observed. The circuit is simulated in Simulink and is shown in Figure 6-10. 
 
 
Figure 6-10: Simulated ideal case for source current THD and power factor 
 
6.4.1.1 Total harmonic distortion: 
Figure 6-11 indicates the FFT analysis results of the ideal current waveform. The FFT 
window is selected to a single period showing a complete cycle. The FFT window selected 
for the waveform in Figure 6-11 is 50Hz (i.e. 0.02 seconds). 
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Figure 6-11: THD of ideal source current 
 
Figure 6-11 shows that the ideal case contains only one frequency component in the source 
current, which is at the fundamental frequency, thus there is no THD, hence: 
 
%@A  0% 
 
6.4.1.2 Fundamental power factor: 
The fundamental power factor is then determined by measuring the phase difference between 
the voltage and current waveforms. The voltage and current waveforms are indicated in 
Figure 6-12. 
 
Figure 6-12: Simulation results for ideal source voltage and current 
There is no phase difference in the ideal case between the voltage and the current, therefore: 
 
&+  cos0  1 
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6.4.1.3 Power factor: 
Since there is no THD and no phase shift, the power factor is: 
 
&+  1 
 
6.4.2 Case B: Basic rectifier and bus capacitance setup 
The current peaks drawn from the AC voltage source caused by a rectifier bridge and a DC 
bus capacitance can also be simulated fairly accurately as was done in Figure 6-7. In order to 
yield more comparable results, a circuit is physically constructed. The constructed circuit is 
loaded with the same resistance that is used for the three phase arm converter during testing 
so that the same RMS current could be drawn from the source. The voltage and current 
waveform is shown in Figure 6-13. 
 
 
Figure 6-13: Source current and voltage drawn from standard rectifier with capacitor for DC bus 
stiffening and resistive load 
 
The sinusoidal voltage in Figure 6-13 indicates evidence of source impedance in the AC 
voltage source. This is because while current is being drawn from the source, there is a volt 
drop across the source impedance (since current flows through an impedance, V=IR) which is 
indicated by the clamped peaks of the measured output voltage. 
 
6.4.2.1 Total harmonic distortion: 
The total harmonic distortion was analysed in MATLAB and is shown in Figure 6-14. The 
FFT window selected is one single 50Hz cycle of the captured current waveform. 
SOURCE 
CURRENT 
SOURCE 
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Figure 6-14: FFT analysis of simple rectifier circuit with capacitor and resistor load 
 
The THD of this source current waveform is thus: 
 
%@A  88.50% 
 
6.4.2.2 Fundamental power factor: 
The fundamental power factor is numerically determined with a DFT of the current 
waveform: 
 
&+  0.82 
 
6.4.2.3 Power factor: 
The power factor of the rectifier setup is: 
 
&+  &+ 1E1 8 @A
 
&+  0.82 1√1 . 0.885  0.614 
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6.4.3 Case C option 1 (step-up winding ratio): 
The primary tapped transformer of the three phase arm converter prototype was rewound so 
that the winding ratios of primary tap form a step-up ratio. The captured source voltage and 
current under full output voltage regulation and with output capacitance is indicated in Figure 
6-15. 
 
 
Figure 6-15: Source voltage and current waveforms using a step-up ratio primary tapped transformer 
 
6.4.3.1 Total harmonic distortion: 
The current waveform was then exported into MATLAB and the FFT results are shown in 
Figure 6-16. The FFT window was selected for a single 50Hz cycle. 
 
 
Figure 6-16: FFT analysis of step-up primary tapped transformer 
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The THD of the source current is thus: 
 
%@A  94.45% 
 
6.4.3.2 Fundamental power factor: 
The fundamental power factor is numerically determined as: 
 
&+  0.921 
 
6.4.3.3 Power factor: 
The power factor is calculated to be: 
 
&+  &+ 1E1 8 @A
 
&+  0.921 1E1 8 0.9445  0.67 
 
6.4.4 Case C option 2 (mixed winding ratio): 
The primary tapped transformer of the three phase arm converter prototype was wound to 
have a step-up winding tap, a one-one winding tap and a step-down winding tap. The 
captured source voltage and current are shown in Figure 6-17 under full output voltage 
regulation conditions with output capacitance. 
 
Figure 6-17: Source voltage and current waveforms using a mixed ratio primary tapped transformer 
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6.4.4.1 Total harmonic distortion: 
The THD of the source current was determined by exporting the captured results into 
MATLAB. These results are shown in Figure 6-18. 
 
 
Figure 6-18: FFT analysis of mixed ratio primary tapped transformer 
 
The THD of the source current is therefore measured as 
 
%@A  109.48% 
 
6.4.4.2 Fundamental power factor: 
The fundamental power factor is numerically determined as: 
 
&+  0.962 
6.4.4.3 Power factor: 
The power factor is thus calculated to be: 
 
&+  0.962 1E1 8 @A
 
&+  0.962 1E1 8 1.0948  0.649 
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6.4.5 Case C option 3 (step-down winding ratio): 
The primary tapped transformer of the three phase arm converter prototype was rewound so 
that the winding ratios of primary tap form step-down ratios. The captured source voltage 
current under full output voltage regulation and with output capacitance in indicated in Figure 
6-19. 
 
Figure 6-19: Source voltage and current waveforms using a step-down ratio primary tapped transformer 
 
6.4.5.1 Total harmonic distortion: 
The THD of the source is determined with MATLAB and is indicated in Figure 6-20.  
 
 
Figure 6-20: FFT analysis of step-down primary tapped transformer 
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The THD of the source current is thus determined as 
 
%7% = 154.04% 
 
6.4.5.2 Fundamental power factor: 
The fundamental power factor was numerically determined as: 
 
 = 0.950 
 
6.4.5.3 Power factor: 
The power factor is thus calculated to be: 
 
 = 0.95 1"1 − 7% 
 = 0.95 1"1 − (1.5404) = 0.52 
 
6.4.6 Summary of results: 
The results of the power analysis are summarised in Table 6-1. The Erich Marek and 
YOKOGAWA are only able to measure the power factor since the THD cannot be measured 
with these devices. The numerical results yield lower  values than the rest of the measured 
results. This is because the numerical analysis assumes a perfect sinusoidal voltage 
waveform. This is not true, since the voltage waveform is clearly not a perfect sinusoid 
because of the source impedance.  
 
The measurement equipment measures the actual voltage and current waveforms and yield 
results according to those measurements. This does not mean that the numerical analysis 
results should be neglected. These results still indicate a pattern which correlates with the rest 
of the measured results. The accuracy of the power factor measurements of the measurement 
equipment is highly dependent on the transducer or shunt used to measure the current as well 
as the voltage divider technique used to measure the voltage. Any percentage error in these 
will influence the results and hence the accuracy.  
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Table 6-1: Comparison of ,  and PF measurement results 
Method Numerical Analysis Fluke 41B Erich Marek YOKOGAWA 
Setup 
  
(Discrete Fourier Transform) 
 
(MATLAB) 
      
Case A 1 0 1 1 0 1 1 1 
Case B 0.82 88.5% 0.61 0.85 74% 0.68 0.74 0.73 
Case C-1 0.921 94.45% 0.67 0.89 63.2% 0.78 0.731 0.65 
Case C-2 0.962 109.48% 0.65 0.902 58% 0.75 0.723 0.642 
Case C-3 0.95 154.04% 0.52 0.82 67% 0.71 0.66 0.527 
 
The summarised results in Table 6-1 indicate that the three phase arm converter topology 
generates a lot of THD in the source current. The power factor of the three phase arm 
converter with the different primary tapped transformers in Case C have a lower power factor 
than the power factor of the rectifier setup of Case A. The three phase arm converter of Case 
C has a higher displacement power factor compared to that of the basic rectifier setup in Case 
B. This is expected since the current is more distributed over the time period. 
 
The summarised results are also represented on a column graph shown in Figure 6-21. A 
larger and clearer graph can be found in Appendix C in Figure 12-1. 
 
Figure 6-21: Summary of power measurement results represented in column graph 
The column graph indicates a clear increase of the THD of the current for each of the primary 
tapped transformer cases when measured with using MATLAB. The FLUKE THD results 
seem to have an opposite effect.  
Chapter 6: Power quality analysis 
__________________________________________________________________________________________ 
                                                                                                                                                                                                   Chapter 6, page 87 
 
The PF of the three primary tapped transformer cases seem to form a pattern when measured 
with the Fluke, Erich Marek and YOKOGAWA. They indicate that the step-up primary 
tapped transformer has the highest power factor of the primary tapped transformer cases and 
the step-down has the lowest power factor. This correlates with the THD measured in 
MATLAB for these cases, since the higher the THD, the lower the power factor. 
 
6.5 Conclusion 
The results shown in Figure 6-21 (and Figure 12-1) clearly indicate that the fundamental 
power factor of all the primary tapped transformers used is considerably better than the 
rectifier results. This is because the current drawn from the source is more continuous and 
distributed than the pulsed current of the rectifier and capacitor setup of Case B. The three 
phase arm topology creates a larger amount of THD in the source current than a standard 
rectifier and capacitor setup. This is normally not wanted, because it reduces the power 
quality and hence the power factor. The source current supplied to the converter with the 
primary tapped transformer generates harmonics in much higher frequencies than the rectifier 
and capacitor setup. This is not necessarily a negative aspect, since harmonics at higher 
frequencies can be filtered out easier than harmonics closer to the fundamental frequency.  
 
Thus the three phase arm converter should be used as a DC-DC converter in applications 
where the output voltage must be maintained for a varying DC source voltage. It is suggested 
that the three phase arm converter only be fed with a rectified AC voltage source if filtering is 
added at the source to reduce the current distortion. 
 
The new three phase arm converter has been designed and the power quality of this converter 
has been analysed. The next chapter shall conclude this thesis and then related future work is 
discussed. 
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7 Chapter 7: Conclusion 
Renewable energy resources generate voltages which can vary according to weather 
conditions as discussed in [9] and [18]. A power electronic interface is then implemented in 
order to regulate the generated voltage as discussed in [11].  
 
In this thesis a novel power electronic converter is designed which can accommodate a 
varying source voltage and maintain a constant regulated output voltage. Low frequency 
applications implement primary tap changing transformers to stabilise the grid voltage, the 
power electronic converter designed for this thesis implements the same concept, but at a 
higher frequency. Several converter topologies were analysed and conceptually modified to 
accommodate a primary tap changing transformer. A new three phase arm converter was 
chosen and designed which implements a high frequency primary tap changing transformer. 
 
Before the three phase arm converter was designed, a preliminary converter was constructed 
and analysed. The preliminary converter consisted of three separate converters, and was 
designed with the purpose of yielding experimental results that should be expected from the 
three phase arm converter design. The three phase arm topology was then designed and 
constructed. The results of the three phase arm topology proved to be similar to that of the 
preliminary design. The three phase arm converter was able to sustain a constant DC output 
voltage for a wide variance in source voltage. If the converter is supplied with a rectified AC 
voltage source, the overall required bus capacitance is effectively reduced. 
 
The power quality of the three phase arm converter was then analysed using different 
methods. The power quality of the three phase arm converter is not ideal because of the large 
amount of generated THD in the source current and the reduced power factor. The 
fundamental power factor of the three phase arm converter is better than that of a standard 
bridge rectifier setup that is conventionally used at the input of converters. Unfortunately, the 
power quality results were measured with several instruments and methods, and few of the 
results yielded similar measurements, because of this, these results are inconclusive. 
 
Considering the advantages investigated with this research study into high frequency primary 
tap changing transformers, possible applications can be discussed. Wind generator 
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installations generally implement a mechanical pitch control for the blades to regulate the 
rotational speed and hence the generated voltage as discussed in [12]. The three phase arm 
converter presented in this research study offers an electrical alternative of regulating the 
output voltage. Lower power wind generator installations which might not have a mechanical 
pitch control also require power electronics to regulate the generated voltage, in which case, 
this converter can again be used. 
 
Photo voltaic installations (solar power generators), use a maximum power point tracker 
(MPPT) to follow the sun during the day to maximise the amount of energy generated. If the 
weather conditions block the sun, the voltage will drop and then the MPPT cannot sustain the 
output voltage. A power electronic converter is required to regulate the generated voltage, in 
which case this converter can again be used. 
 
If the THD and hence the EMI of this converter is reduced, then this converter can possibly 
be used for load voltage critical applications such as for medical equipment. These 
advantages make this topology feasible for high power applications where the high THD (and 
possibly high EMI) is not a problem.  
 
In conclusion, the concept of a high frequency converter with a primary tap changing 
transformer is successfully proven in this study. This converter has several advantages and 
can possibly be used to regulate the voltage generated by renewable energy resources. 
Essentially, the ultimate goal is to develop a power electronic converter that can transfer and 
convert any kind of electrical energy efficiently. Electrical energy has become a necessity for 
human existence and should thus be exploited as much as possible. 
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8 Chapter 8: Future work 
Research studies in the field of engineering almost always require more research to be done. 
Future research ideas of this study and related topic ideas are discussed in this chapter. Each 
of the ideas discussed can be implemented into a number of applications which makes the 
three phase arm topology with a primary tap changing transformer a versatile power 
electronics converter. 
 
8.1 Achieving more possible winding ratios: 
The three phase arm topology introduces a method of achieving 3 possible winding ratios by 
using a primary tapped transformer with only two primary windings and a single secondary. 
In actual fact, a 4th winding ratio of N1-N2:N3 is also possible with this topology. The 4th 
winding ratio required for the switches to be activated in such a way so that the induced 
voltage across the two primary coils (N1 and N2) subtract.  
 
Consider Figure 8-1, if switches S1, S4, S5, S7 and S8 are active for one half cycle and 
switches S2, S3 and S6 are open circuit, then current will flow in a T-shape as indicated in 
Figure 8-1. The next half cycle then requires for switches S2, S3, S6, S7 and S8 to be active 
and switches S1, S4 and S5 to be open circuit as indicated again in Figure 8-1. This method 
will induce voltages in opposite directions of the two primary windings resulting in a winding 
ratio of N1-N2:N3.  
 
Figure 8-1: Switch modulation technique to achieve an additional winding ratio of N1-N2:N3 with same 
topology 
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There is a possibility of saturating the core because the unbalanced voltages and should 
therefore be investigated further. This modulation technique is similar to that of an H-bridge, 
but instead of the current paths forming an ‘H’, they form a ‘T’ and could possibly be called a 
‘T-bridge’. 
 
Adding an extra switch and another primary winding to the three phase arm topology and 
primary tapped transformer respectively as shown in Figure 8-2 makes the topology more 
versatile.  
 
 
Figure 8-2: Modified three phase arm topology with additional bidirectional switch and primary winding 
 
 
Figure 8-3: Simplified topology layout of three phase arm topology with modification of additional switch 
and primary winding 
 
With this modification, even more winding ratios are possible. The different possible winding 
ratios of the topology in Figure 8-2 should also be investigated further. The effects of more 
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winding ratios on the power quality should also be analysed. It is suspected that more 
winding ratios could possibly reduce the current peaks required from the source that were 
seen in Figure 6-15, Figure 6-17 and Figure 6-19 and the power factor could possibly be 
improved. 
 
8.2 Improve power quality and optimise for high power applications: 
In this thesis, the power quality was analysed, but these results are inconclusive because of 
the variation of results with the different methods used. A thorough power quality analysis of 
the three phase topology should be investigated. Methods of improving the power quality of 
this three phase arm converter should also be investigated. It was found that the three phase 
arm converter generates high frequency harmonics in the source current. Harmonics in higher 
order frequencies are often easier to filter out. This could possibly improve the power quality 
of the three phase arm converter topology.  
 
The aim of this three phase arm converter is to develop a high frequency high power 
converter. A high power version of the prototype should be constructed and again 
investigated. Before this is done, the converter should be optimised for better efficiency and 
power quality. The low power prototype yielded low efficiencies at certain operating regions 
of the converter. The efficiency of these regions can be improved upon with more research 
and experimentation. Since different parts of the converter operate for different voltage and 
current levels, the individual switches can be designed for different maximum voltage and 
current ratings. This could save cost and is therefore worthy for further investigation. 
 
If this converter is to be implemented into high power renewable energy resources, the 
regulated output voltage will have to be standardised. Countries around the world have 
standardised to different grid voltages. Most converters powered from an AC voltage source 
in South Africa have a source voltage of 220V RMS. The three phase arm converter should 
be designed while considering these standardised voltages. 
 
An interesting investigation would be to test the converter with a real renewable energy 
source. The regulation ability of the converter vs. the variance in generated source voltage 
depending on the weather conditions will yield more realistic results. Suitable renewable 
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system would be a photo-voltaic system or a wind generator where the generated voltage can 
vary throughout the course of a 24 hour period. 
 
8.3 Design current measurement technique or device for converter 
topology: 
A current measurement technique to measure the current of each phase arm of the three phase 
arm converter will allow for better control and protection. Individual current transducers can 
be used for each phase arm, but this can be costly. A current measurement technique similar 
to [50] should be developed which can measure the phase arm currents. This device could 
determine faults and provide better protection capabilities. A similar device has been 
designed in [50] for full bridge converters and further research should be done into extending 
the design of [50] to accommodate three phase arms. 
 
8.4 Implementing design into a three phase system: 
The modified three phase arm topology shown in Figure 8-2 can be used as a special three 
phase drive for machines or other similar applications by connecting the stator windings in 
place of N1, N2 and N3. The bi-directional switches can allow for control of each of the 
individual stator windings. This topology could possibly be used as a high frequency cyclo-
converter. 
 
8.5 Conclusion: 
The implementation of a high frequency primary tap changing transformer has opened up a 
‘different can of worms’ of research into the field of power electronics. The three phase arm 
topology is extremely versatile and can be adapted for many applications as discussed. This 
research study forms a research basis for high frequency primary tap changing transformers 
and introduces a very versatile topology which can drive a primary tap changing transformer 
which should be exploited further. 
 
References 
__________________________________________________________________________________________ 
                                                                                                                                                                                             References, page 1 
 
9 References 
[1] Raymond Li, "The evolution of the international steam coal market," International 
Journal of Energy Sector Management, vol. 4, no. 4, 2010. 
[2] Elena Bobric, Cristina Bucur, Ion Popescu, and Vasile Sinionov, "Nuclear power 
generation alternative for a clean energy future," Progress of Cryogenics & Isotopes 
Separation, vol. 13, no. 2, pp. 61-70, 2010. 
[3] Abbasi Tasneem and S.A Abbasi, "Small hydro and the environmental implications of 
its extensive utilisation," Renewable & Sustainable Energy Reviews, vol. 15, no. 4, pp. 
2134-2143, May 2011. 
[4] Peter Burgherr and Stefan Herschberg, "A comparative analysis of accident risks in 
fossil, hydro and nuclear energy chains," Human & Ecological Risk Assesment, vol. 14, 
no. 5, pp. 947-973, September/October 2008. 
[5] Amit Bhasin and Aparna Ahuja, "Harnessing nuclear energy: Health risks," Indian 
Journal of Medical Specialities, vol. 2, no. 1, pp. 46-53, January 2011. 
[6] F Javidkia, M Hashemi-Tilehnoee, and V Zabihi, "A comparison between fossil and 
nuclear power plants solutions and their environmental effects," Journal of Energy and 
Power Engineering, vol. 5, no. 9, pp. 811-820, September 2011. 
[7] Creamer Media, "Engineering News," vol. 31, no. 19, pp. 28,29,79, May 2011. 
[8] Vicor, "DATAWEEK," vol. 34, no. 18, p. 34, September 2011. 
[9] I Coroama and M Gavrilas, "A study on wind energy generation forecasting using 
connectionist models," in IEEE Conference on Optimisation of Electrical and Electronic 
Equipment, 2010, pp. 1257-1262. 
[10] Lin Phyo Naing and Dipti Srinivasan, "Estimation of solar power generating capacity," 
in IEEE Conference on Probabilistic Methods Applied to Power Systems, 2010, pp. 95-
100. 
[11] J M Carrasco et al., "Power electronic systems for the grid integration of renewable 
energy sources: A survey," IEEE Transactions on Industrial Electronics, vol. 53, no. 4, 
pp. 1002-1016, August 2006. 
[12] N Horiuchi and T Kawahito, "Torque and power limitations of variable speed wind 
turbines using pitch control and generator power control," in IEEE Power Engineering 
References 
__________________________________________________________________________________________ 
                                                                                                                                                                                             References, page 2 
 
Society Summer Meeting, 2001, pp. 638-643. 
[13] M Mansour, M N Mansouri, and M F Mimouni, "Study of performance of a variable 
speed wind turbine with pitch control based on a permanent magnet synchronous 
generator," in IEEE Multi-conference on Systems, Signals and Devices, 2011, pp. 1-6. 
[14] R Sakamoto et al., "Output power leveling of wind turbine generator for all operating 
regions by pitch angle control," in IEEE Power Engineering Society General Meeting, 
2005, pp. 45-52. 
[15] F Iov, M Ciobotaru, and F Blaabjerg, "Power electronics control of wind energy in 
distributed power systems," in IEEE International Conference on Optimisation of 
Electrical and Electronic Equipment, 2008, pp. XXIX-XLIV. 
[16] Z Chen and Y Hu, "Power system dynamics influenced by a power electronic interface 
for variable speed wind energy conversion systems," in IEEE International Universities 
Power Engineering Conference, 2004, pp. 659-663. 
[17] F Blaabjerg, Z Chen, and S B Kjaer, "Power electronics as efficient interface of 
renewable energy sources," in IEEE Conference on International Power Electronics and 
Motion Control, 2004, pp. 1731-1739. 
[18] C Alippi and C Galperti, "An adaptive system for optimal solar energy hervesting in 
wireless sensor network nodes," IEEE Transactions on Circuits and Systems, vol. 55, no. 
6, pp. 1742-1750, 2008. 
[19] M I Hossain, S A Khan, M Shafiullah, and M J Hossain, "Design and implementation of 
MPPT controlled grid connected photovoltaic system," in IEEE Symposium on 
Computers and Informatics, 2011, pp. 284-289. 
[20] C Gao and M A Redfern, "A review of voltage control techniques of networks with 
distributed generations using on-load tap changer transformers," in IEEE Universities 
Power Engineering Conference, 2010, pp. 1-6. 
[21] D Monroy, A G Exposito, and E R Ramos, "Improving the voltage regulation of 
secondary feeders by applying solid-state tap changers to MV/LV transformers," in 
IEEE International Conference on Electrical Power Quality and Utilisation, 2007, pp. 
1-6. 
[22] R L Lin and R Wang, "Non-inverting buck-boost power factor correction converter with 
wide input voltage range aplpications," in IEEE Annual Conference on Industrial 
Electronics Society, 2010, pp. 599-604. 
References 
__________________________________________________________________________________________ 
                                                                                                                                                                                             References, page 3 
 
[23] B Lin and C Chao, "Interleaved boost-flyback converter with boundry conduction mode 
for power factor correction," in IEEE Conference on Industrial Electronics and 
Applications, 2011, pp. 1828-1833. 
[24] Vicor, "DATAWEEK," vol. 34, no. 8, p. 19, April 2011. 
[25] SAIMC, "South African Instrumentation and Control," vol. 27, pp. 48, 92, June 2011. 
[26] S A Liang, "A high power and high efficiency PC power supply topology with low cost 
design to meet 80 plus bronze requirements," in IEEE Conference on Industrial 
Technology, 2009, pp. 1-6. 
[27] Hadi Sadaat, Power system analysis, 2nd ed.: McGraw-Hill Companies, 2004. 
[28] F. M. H. Khater, "Power electronics in wind energy conversion systems- A survey 
across the globe," in IEEE International Conference on Electronics Computer 
Technology, 2011, pp. 416-419. 
[29] R M Moreno, J A Pomilio, L CP da Silva, and S P Pimentel, "Control of power 
electronic interface for renewable energy sources under distorted grid voltage," in IEEE 
International Conference on Clean Electrical Power, 2009, pp. 407-414. 
[30] C T Gaunt, R Herman, and B Bekker, "Probabilistic methods for renewable energy 
sources and associated electrical loads for Southern African distribution systems," in 
IEEE/CIGRE PES Joint Symposium on Integration of Wide-Scale Renewable Resources 
Into the Power Delivery System, 2009, pp. 1-7. 
[31] Theodore Wildi, Electrical machines, drives and power systems, 6th ed.: Pearson 
Prentice Hall, 2006. 
[32] N Mohan, T M Underland, and W P Robbins, Power electronic converters applications 
and design, 3rd ed.: John Wiley and Sons, 2003. 
[33] B Singh, S Singh, A Chandra, and K Al-Haddad, "Comprehensive study of single-phase 
AC-DC power factor corrected converters with high-frequency isolation," IEEE 
Transactions on Industrial Informatics, vol. PP, no. 99, p. 1, 2011. 
[34] L David and P E Basset, "Control of tap change under load transformers through the use 
of programmable logic controllers," IEEE Transactions of Power Delivery, vol. 8, no. 4, 
pp. 1759-1765, 1993. 
[35] D Thukaram, L Jenkins, H P Khincha, G Yesuratnam, and B R Kumar, "Monitoring the 
effect of on-load tap changing transformers on voltage stability," in IEEE POWERCON 
References 
__________________________________________________________________________________________ 
                                                                                                                                                                                             References, page 4 
 
International Conference on Power System Technology, 2004, pp. 419-424. 
[36] C A Smith, M A Redfern, and S Potts, "Improvement of the performance of on-load tap 
changer transformers operating in series," in IEEE Power Engineering Society General 
Meeting, ? 2003. 
[37] D C Pentz and A JL Joannou, "Introducing tapped transformers and coupled inductors in 
high frequency isolated converters with varying source voltage," in South African 
Universities Power Engineering Conference, Johannesburg, 2010, pp. 32-36. 
[38] C Hernandez, C Gallegos, N Vazquez, E Rodriguez, and R Orosco, "A different AC 
volatge regulator based on tapped transformer," in IEEE CIEP International Power 
lectronics Congress, 2010, pp. 180-184. 
[39] E S Deepak, C S Anil, S Sanjay, C Febi, and K R Sanjina, "A novel multilevel converter 
topology based on multi-winding multi-tapped transformers for improved wave shape 
requirements," in IEEE India International Conference on Power Electronics, 2011, pp. 
1-5. 
[40] H Nijende, N Frohleke, and J Bocker, "Optimising size design of integrated magnetic 
components using area product approach," in European Conference on Power 
Electronics and Applications, 2005, pp. 10pp-P.10. 
[41] Vishay Semiconductors, IL300 Datasheet, 2005, Rev 1.5 Linear optocoupler. 
[42] Gene F Franklin, J David Powell, and Abbas Emami-Naeini, Feedback control of 
dynamic systems, 5th ed.: Pearson Prentice Hall, 2006. 
[43] International Rectifier, IR2110/IR2113 Datasheet, 2002, High and Low side driver with 
shut-down pin. 
[44] MICROCHIP, dsPIC30F1010/202X Datasheet, 2006, 28/44 High performance switch 
mode power supply digital signal controllers. 
[45] TOSHIBA, TLP250 Datasheet, 2007, Photocoupler suitable for gate drive circuit of 
IGBT or Power MOSFET. 
[46] N Frohleke, R Mende, H Grotstollen, B Margaritis, and L Vollmer, "Isolated fullbridge 
topology suitable for high power and power factor correction," in IEEE International 
Conference on Industrial Electronics, Control and Instrumentation, 1994, pp. 405-410. 
[47] A S de Beer, Determination of power components in non-linear electrical networks. 
Johannesburg, South Africa: Rand Afrikaans Universiteit, 1990. 
References 
__________________________________________________________________________________________ 
                                                                                                                                                                                             References, page 5 
 
[48] IEEE Power and Energy Society, IEEE 1459 Standard Definitions for the Measurement 
of Electric Power Quantities Under Sinusoidal, Nonsinusoidal, Balanced or Unbalanced 
Conditions, 2010, Revision of IEEE Std 1459-2000. 
[49] R E Ziemer, W H Tranter, and D R Fannin, Signals and systems continuous and discrete, 
4th ed.: Prentice Hall, 1998. 
[50] D C Pentz and F H van der Merwe, "Performance evaluation of a simplified multi-
function current transformer for high frequency power converters," in IEEE Africon, 
Livingstone, Zambia, 2011. 
 
Appendix A: Microcontroller coding 
__________________________________________________________________________________________ 
                                                                                                                                                                                             Appendix A, page i 
 
10 Appendix A: Microcontroller coding 
The microcontroller used is the dsPIC30F2020 by MICROCHIP. The microcontroller was 
programmed using the MP LAB C30 compiler along with an ICD 2 programmer. 
10.1 Preliminary design code: 
//Program to Control the Switching if the BATMAN Converter 
//The following are the PCB pin connections for the dsPIC30F2020 used 
//        ____   ___  ___   
// pin1   MCLR -| 0 \/   |- pin28 AVdd 
// pin2   ADC0 -|        |- pin27 AVss 
// pin3   ADC1 -|        |- pin26 PWM1L 
// pin4   ADC2 -|        |- pin25 PWM1H 
// pin5   N/A  -|        |- pin24 PWM2L 
// pin6   N/A  -|        |- pin23 PWM2H 
// pin7   N/A  -|        |- pin22 PWM3L 
// pin8   Vss  -|        |- pin21 PWM3H 
// pin9   N/A  -|        |- pin20 Vdd 
// pin10  N/A  -|        |- pin19 Vss 
// pin11  N/A  -|        |- pin18 N/A 
// pin12  N/A  -|        |- pin17 N/A 
// pin13  Vdd  -|        |- pin16 N/A 
// pin14  N/A  -|________|- pin15 N/A 
 
/*------------------------------------------------------------------------------------------------*/ 
#include "p30F2020.h" 
 
/*------------------------------------------------------------------------------------------------*/ 
int main(void) 
{ 
 PTPER = 6535;                   /* PWM Period = 2.199 usec @ 29.1 MIPS */ 
                                 /* Refer to PWM section for more details */ 
     /* 6540 setsmthe PWM period to correspond to 50kHz*/  
 
 /* Initialize PWM Generator 1 */ 
  
 IOCON1bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON1bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON1bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON1bits.POLL  = 0;        /* Low Output Polarity is active High */ 
 IOCON1bits.PMOD  = 2;        /* Push-Pull output mode */ 
 IOCON1bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON1bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 TRGCON1bits.TRGDIV = 0;         /* Trigger on every event */ 
 TRGCON1bits.TRGSTRT = 0;        /* Start the counting at the start */ 
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 TRIG1 = 200;                    /* Trigger event at  0.214 usec from start of the PWM cycle */ 
           
 PWMCON1bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON1bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON1bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON1bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON1bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON1bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON1bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON1bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON1bits.DTC = 2;            /* No Dead Time */ 
 PWMCON1bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON1bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC1 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE1 = 0;                     /* No staggering */ 
 
 /*Initialsie PWM Generator 2*/ 
 
 IOCON2bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON2bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON2bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON2bits.POLL  = 0;        /* Low Output Polarity is active High */ 
 IOCON2bits.PMOD  = 2;        /* Push-Pull output mode */ 
 IOCON2bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON2bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 PWMCON2bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON2bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON2bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON2bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON2bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON2bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON2bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON2bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON2bits.DTC = 2;            /* No Dead Time */ 
 PWMCON2bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON2bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC2 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE2 = 0;                   /* No staggering */ 
 
 /*Initialise PWM Generator 3*/ 
 
 IOCON3bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON3bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON3bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON3bits.POLL  = 0;        /* Low Output Polarity is active High */ 
 IOCON3bits.PMOD  = 2;        /* Push-Pull output mode */ 
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 IOCON3bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON3bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 PWMCON3bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON3bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON3bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON3bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON3bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON3bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON3bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON3bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON3bits.DTC = 2;            /* No Dead Time */ 
 PWMCON3bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON3bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC3 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE3 = 0;                    /* No staggering */ 
 
 /* Intialize the ADC */ 
  
 ADCONbits.ADSIDL = 0;           /* Operate in Idle Mode */ 
 ADCONbits.FORM = 0;             /* Output in Integer Format */ 
 ADCONbits.EIE = 1;              /* Enable Early Interrupt */ 
 ADCONbits.ORDER = 0;            /* Even channel first */ 
 ADCONbits.SEQSAMP = 1;          /* Sequential Sampling Enabled */ 
 ADCONbits.ADCS = 5;             /* Clock Divider is set up for Fadc/14 */ 
  
 ADSTAT = 0;                     /* Clear the ADSTAT register */ 
  
 ADPCFG = 0xFFC;      /* AN0,AN1 are analog inputs & read pin voltage */ 
  
 ADCPC0bits.TRGSRC0 = 0x4;       /* Trigger conversion on PWM#1 Trigger for AN0 and AN1*/ 
 ADCPC0bits.IRQEN0 = 1;          /* Enable the interrupt AN0 and AN1*/ 
 
 PTCONbits.PTEN = 1;             /* Enable PWM Module */ 
 
 ADCONbits.ADON = 1;             /* Start the ADC module */ 
 
 /* Set up the Interrupt Status Register */ 
  
 IFS0bits.ADIF = 0;              /* Clear AD Interrupt Flag */  
 IPC2bits.ADIP = 4;              /* Set ADC Interrupt Priority */ 
 IEC0bits.ADIE = 1;              /* Enable the ADC Interrupt */ 
 
 while(1); 
} 
 
/*------------------------------------------------------------------------------------------------*/ 
 
void __attribute__((interrupt, no_auto_psv)) _ADCInterrupt() 
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{ 
 int channel0Result; 
 int channel1Result; 
 int max_duty_cycle; 
 int feedback_reference; 
 int min_duty_cycle; 
 int duty_cycle; 
 int P_Gain; 
  
 max_duty_cycle = 6000; 
 min_duty_cycle = 16; 
 feedback_reference = 700;  /* Set feedback reference to approximately 3 volts*/ 
 P_Gain = 20;    /* Set proportional gain*/ 
  
 IFS0bits.ADIF = 0;              /* Clear ADC Interrupt Flag */ 
 ADSTATbits.P0RDY = 0;           /* Clear the ADSTAT bits */ 
 channel0Result = ADCBUF0;       /* Get ADC0 Result and store in buffer0 */ 
 channel1Result = ADCBUF1; /* Get ADC1 Result and store in buffer1*/ 
  
 
  if (channel1Result <= feedback_reference) 
  { 
   duty_cycle = max_duty_cycle; 
  } 
  
  else if (channel1Result > feedback_reference) 
  { 
   duty_cycle = max_duty_cycle - P_Gain*(channel1Result - feedback_reference); 
   
   if (duty_cycle <= min_duty_cycle) 
   { 
    duty_cycle = min_duty_cycle; 
   } 
   else if (duty_cycle >= max_duty_cycle) 
   { 
    duty_cycle = max_duty_cycle; 
   } 
    
  } 
   
  if (channel0Result <= 5) 
  { 
   PDC1 = min_duty_cycle; 
   PDC2 = min_duty_cycle; 
   PDC3 = min_duty_cycle; 
  }   
 
  else if ((channel0Result > 5) && (channel0Result <= 300)) 
  { 
   PDC1 = duty_cycle; 
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   PDC2 = min_duty_cycle; 
   PDC3 = min_duty_cycle; 
  }  
  else if ( (channel0Result >= 301) && (channel0Result <= 600)) 
  { 
   PDC1 = min_duty_cycle; 
   PDC2 = duty_cycle; 
   PDC3 = min_duty_cycle; 
  }  
  else if (channel0Result >= 601)  
  { 
   PDC1 = min_duty_cycle; 
   PDC2 = min_duty_cycle; 
   PDC3 = duty_cycle; 
  } 
  
} 
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10.2 Three phase arm converter prototype code: 
 
//Program to Control the Switching of the BAT Converter 
//The following are the PCB pin connections for the dsPIC30F2020 used 
//with the proposed switch topology layout. 
//        ____   ___  ___   
// pin1   MCLR -| 0 \/   |- pin28 AVdd      _____________________________________ 
// pin2   ADC0 -|        |- pin27 AVss      |             |                 | 
// pin3   ADC1 -|        |- pin26 PWM1L    RF7         |                RF8 
// pin4   N/A  -|        |- pin25 PWM1H     |        |                 | 
// pin5   N/A  -|        |- pin24 PWM2L     / PWM1H           / PWM2L           / PWM3H 
// pin6   N/A  -|        |- pin23 PWM2H    /                 /                 / 
// pin7   N/A  -|        |- pin22 PWM3L     |  /              |  /              | 
// pin8   Vss  -|        |- pin21 PWM3H     |-/   ---/\/\/\----|-/   --/\/\/\----| 
// pin9   N/A  -|        |- pin20 Vdd       |  RA9          |  RD0            | 
// pin10  N/A  -|        |- pin19 Vss       /                  /                 / 
// pin11  N/A  -|        |- pin18 RF7      /  PWM1L         /  PWM2H          /  PWM3L 
// pin12  N/A  -|        |- pin17 RF8       |                  |                 | 
// pin13  Vdd  -|        |- pin16 RA9       |                  |                 | 
// pin14  N/A  -|________|- pin15 RD0       |__________________|_________________| 
 
// ADC0 = Rectified AC 
// ADC1 = Feedback 
 
/*------------------------------------------------------------------------------------------------*/ 
#include "p30f2020.h" 
#include "stdio.h" 
#include "stdlib.h" 
 
/*------------------------------------------------------------------------------------------------*/ 
int main(void) 
{ 
 PTPER = 6535;                   /* Set the PWM Period */ 
                                 /* Refer to PWM section for more details */ 
     /* 6535 sets the PWM period to correspond to 50kHz*/  
 
 /* Initialize PWM Generator 1 */ 
  
 IOCON1bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON1bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON1bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON1bits.POLL  = 0;        /* Low Output Polarity is active High */ 
 IOCON1bits.PMOD  = 2;        /* Push-Pull output mode */ 
 IOCON1bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON1bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 TRGCON1bits.TRGDIV = 0;         /* Trigger on every event */ 
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 TRGCON1bits.TRGSTRT = 0;        /* Start the counting at the start */ 
  
 TRIG1 = 200;           /* Trigger event at  0.214 usec from start of the PWM cycle */ 
           
 PWMCON1bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON1bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON1bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON1bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON1bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON1bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON1bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON1bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON1bits.DTC = 2;            /* No Dead Time */ 
 PWMCON1bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON1bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC1 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE1 = 0;                     /* No staggering */ 
 
 /*Initialsie PWM Generator 2*/ 
 
 IOCON2bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON2bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON2bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON2bits.POLL  = 0;        /* Low Output Polarity is active High */ 
 IOCON2bits.PMOD  = 2;        /* Push-Pull output mode */ 
 IOCON2bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON2bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 PWMCON2bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON2bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON2bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON2bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON2bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON2bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON2bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON2bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON2bits.DTC = 2;            /* No Dead Time */ 
 PWMCON2bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON2bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC2 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE2 = 0;                   /* No staggering */ 
 
 /*Initialise PWM Generator 3*/ 
 
 IOCON3bits.PENH  = 1;        /* PWM Module controls High output */ 
 IOCON3bits.PENL  = 1;        /* PWM Module controls Low output */ 
 IOCON3bits.POLH  = 0;        /* High Output Polarity is active High */ 
 IOCON3bits.POLL  = 0;        /* Low Output Polarity is active High */ 
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 IOCON3bits.PMOD  = 2;        /* Push-Pull output mode */ 
 IOCON3bits.OVRENH  = 0;        /* High Output Override disabled */ 
 IOCON3bits.OVRENL  = 0;        /* Low Output Override disabled */ 
  
 PWMCON3bits.FLTSTAT = 0;        /* Clear Fault Interrupt flag */ 
 PWMCON3bits.CLSTAT = 0;         /* Clear Current Limit Interrupt flag */ 
 PWMCON3bits.TRGSTAT = 0;        /* Clear PWM Trigger Interrupt flag */ 
 PWMCON3bits.FLTIEN = 0;         /* Disable Fault Interrupt */ 
 PWMCON3bits.CLIEN = 0;          /* Disable Current Limit Interrupt */ 
 PWMCON3bits.TRGIEN = 0;         /* Disable Trigger Interrupt */ 
 PWMCON3bits.ITB = 0;            /* Time base is read from PTMR */ 
 PWMCON3bits.MDCS = 0;           /* Duty cycle is read from PDC */ 
 PWMCON3bits.DTC = 2;            /* No Dead Time */ 
 PWMCON3bits.XPRES = 0;          /* No extenal reset for PTMR */ 
 PWMCON3bits.IUE = 0;            /* Immediate update to PDC */ 
           
 PDC3 = 16;                      /* Start with a Ton value of 0.137usec */ 
 PHASE3 = 0;                    /* No staggering */ 
 
 
 /* Intialize the ADC */ 
 
 ADCONbits.ADSIDL = 0;           /* Operate in Idle Mode */ 
 ADCONbits.FORM = 0;             /* Output in Integer Format */ 
 ADCONbits.EIE = 1;              /* Enable Early Interrupt */ 
 ADCONbits.ORDER = 0;            /* Even channel first */ 
 ADCONbits.SEQSAMP = 1;          /* Sequential Sampling Enabled */ 
 ADCONbits.ADCS = 5;             /* Clock Divider is set up for Fadc/14 */ 
  
 ADSTAT = 0;                     /* Clear the ADSTAT register */ 
  
 ADPCFG = 0xFFC;      /* AN0,AN1 are analog inputs & read pin voltage */ 
  
 ADCPC0bits.TRGSRC0 = 0x4;    /* Trigger conversion on PWM#1 Trigger for AN0 and AN1*/ 
 ADCPC0bits.IRQEN0 = 1;          /* Enable the interrupt AN0 and AN1*/ 
 
 PTCONbits.PTEN = 1;             /* Enable PWM Module */ 
 
 ADCONbits.ADON = 1;             /* Start the ADC module */ 
 
 /*Setup I/O ports*/ 
 
 TRISFbits.TRISF7 = 0;    /* Set PORTF RF7 as output*/ 
 TRISFbits.TRISF8 = 0;    /* Set PORTF RF8 as output*/ 
 TRISAbits.TRISA9 = 0;    /* Set PORTA RA9 as output*/ 
 TRISDbits.TRISD0 = 0;    /* Set PORTD RD0 as output*/ 
 
 
 /* Set up the Interrupt Status Register */ 
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 IFS0bits.ADIF = 0;              /* Clear AD Interrupt Flag */  
 IPC2bits.ADIP = 4;              /* Set ADC Interrupt Priority */ 
 IEC0bits.ADIE = 1;              /* Enable the ADC Interrupt */ 
 
 while(1); 
} 
 
/*-----------------------------------------------------------------------------------------*/ 
 
void __attribute__((interrupt, no_auto_psv)) _ADCInterrupt() 
{ 
 int channel0Result; 
 int channel1Result; 
 int max_duty_cycle; 
 int feedback_reference; 
 int min_duty_cycle; 
 long duty_cycle; 
 int P_Gain; 
  
 max_duty_cycle = 6000; 
 min_duty_cycle = 16; 
 feedback_reference = 650; /* Set feedback reference to approximately 3 volts*/ 
 P_Gain = 15;     /* Set proportional gain*/ 
  
 IFS0bits.ADIF = 0;              /* Clear ADC Interrupt Flag */ 
 ADSTATbits.P0RDY = 0;           /* Clear the ADSTAT bits */ 
 channel0Result = ADCBUF0;       /* Get ADC0 Result and store in buffer0 */ 
 channel1Result = ADCBUF1; /* Get ADC1 Result and store in buffer1*/ 
  
  if (channel1Result <= feedback_reference) 
  { 
   duty_cycle = max_duty_cycle; 
  } 
  
  else if (channel1Result > feedback_reference) 
  { 
   duty_cycle=max_duty_cycle-P_Gain*(channel1Result-feedback_reference); 
   
   if (duty_cycle <= min_duty_cycle) 
   { 
    duty_cycle = min_duty_cycle; 
   } 
   else if (duty_cycle >= max_duty_cycle) 
   { 
    duty_cycle = max_duty_cycle; 
   } 
  } 
   
//All OFF 
  if (channel0Result <= 5) 
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  { 
   PORTFbits.RF7 = 0;   /*Shut Down for Phase-Arm 1 OFF*/ 
   PORTFbits.RF8 = 0;   /*Shut Down for Phase-Arm 3 OFF*/ 
   PORTAbits.RA9 = 0;   /*Switch 1 OFF*/ 
   PORTDbits.RD0 = 0;   /*Switch 2 OFF*/ 
    
   PDC1 = min_duty_cycle; 
   PDC2 = min_duty_cycle; 
   PDC3 = min_duty_cycle; 
  }  
//1:2 Ratio  
  else if ((channel0Result > 5) && (channel0Result <= 450)) 
  { 
   PORTFbits.RF7 = 0;   /*Shut Down for Phase-Arm 1 OFF*/ 
   PORTFbits.RF8 = 1;   /*Shut Down for Phase-Arm 3 ON*/ 
   PORTAbits.RA9 = 1;   /*Switch 1 ON*/ 
   PORTDbits.RD0 = 0;   /*Switch 2 OFF*/ 
    
   PDC1 = duty_cycle; 
   PDC2 = duty_cycle; 
   PDC3 = min_duty_cycle; 
  } 
//2:2 Ratio  
  else if ( (channel0Result >= 451) && (channel0Result <= 680)) 
  { 
   PORTFbits.RF7 = 1;   /*Shut Down for Phase-Arm 1 OFF*/ 
   PORTFbits.RF8 = 0;   /*Shut Down for Phase-Arm 3 ON*/ 
   PORTAbits.RA9 = 0;   /*Switch 1 OFF*/ 
   PORTDbits.RD0 = 1;   /*Switch 2 ON*/ 
   PDC1 = min_duty_cycle; 
   PDC2 = duty_cycle; 
   PDC3 = duty_cycle; 
  } 
//3:2 Ratio  
  else if (channel0Result >= 681)  
  { 
   PORTFbits.RF7 = 0;   /*Shut Down for Phase-Arm 1 ON*/ 
   PORTFbits.RF8 = 0;   /*Shut Down for Phase-Arm 3 ON*/ 
   PORTAbits.RA9 = 1;   /*Switch 1 ON*/ 
   PORTDbits.RD0 = 1;   /*Switch 2 ON*/ 
   PDC1 = min_duty_cycle; 
   PDC2 = min_duty_cycle; 
   PDC3 = duty_cycle; 
  } 
} 
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11 Appendix B: PCB schematic and layout 
11.1 Preliminary converter prototype PCB schematic: 
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11.2 Preliminary converter prototype PCB layout: 
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11.3 Three phase arm converter prototype PCB schematic 
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11.4 Three phase arm converter prototype PCB layout 
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12 Appendix C: Power measurement equipment and results 
12.1 Erich Marek power meter 
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12.2 YOKOGAWA 2533 digital power meter 
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12.3 Fluke 41B power harmonics analyser 
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12.4 Summary of power measurement results: 
 
 
Figure 12-1: Summary of power measurement results represented in column graph with each column labelled 
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14 Appendix E: Company and component sources 
 
Company Name Telephone Number Description 
MAGNETECH 011-609-2564 
Suppliers of magnets of various 
shapes, sizes and types 
APT 011-792-6010 IRF silicon devices (IGBT and FET) 
MAGNECOMP 011-444-2061 Ferrite cores ask for samples if 1 or 2 
Avnet Kopp 011-444-2333 
MICROCHIP and Components 
distributers 
MANTECH 011-493-9307 Electronic Component Distributers 
Electrocomp 011-458-9000 
Ferrite Cores+TLP250's+Electronic 
components distributer 
Framptons 011-825-7274 Batteries 
LOGITECH SA CC 011-435-1024/5/6/7 
Electronic components and computer 
peripherals 
MB Silicon Systems 011-728-4757 
Electronic Components Distributers 
if 1 or 2 ask for samples 
Wilec 011-629-9300 Enamelled Wire Sales 
 
